uda1351h NXP Semiconductors, uda1351h Datasheet - Page 14

no-image

uda1351h

Manufacturer Part Number
uda1351h
Description
96 Khz Iec 958 Audio Dac
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UDA1351H
Manufacturer:
POWER
Quantity:
66
Part Number:
uda1351h/N1,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
uda1351h/N1,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
8.6
The UDA1351H can be controlled by means of static pins or via the L3 interface. For optimum use of the features of the
UDA1351H the L3 control mode is recommended since only basic functions are available in the static pin control mode.
It should be noted that the static pin control mode and L3 control mode are mutual exclusive. In the static pin control
mode pins L3MODE and L3DATA are used to select the format for the data output and input interface.
8.6.1
The default values for all non-pin controlled settings are identical to the default values at start-up in the L3 control mode.
Table 3 Pin description of static pin control mode
2000 Jul 27
Mode selection pin
Input pins
Status pins
30 and 42 PREEM1 and
Test pins
10 and 5
96 kHz IEC 958 audio DAC
PIN
35
12
13
19
20
21
23
34
39
44
1
6
Control
S
TATIC PIN CONTROL MODE
SELSTATIC
RESET
L3CLOCK
L3MODE and
L3DATA
MUTE
SELCHAN
SELCLK
SELSPDIF
LOCK
PREEM0
TC
TEST1
TEST2
RTCB
NAME
VALUE
00
01
10
11
00
01
10
11
1
0
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
0
select static pin control mode; must be connected to V
normal operation
reset
must be connected to V
select I
select LSB-justified format 16 bits for digital data interface
select LSB-justified format 20 bits for digital data interface
select LSB-justified format 24 bits for digital data interface
normal operation
mute active
select input SPDIF0 (channel 0)
select input SPDIF1 (channel 1)
slave to f
slave to f
select data from digital data interface to DAC output
select data from IEC 958 decoder to DAC output
clock regeneration or IEC 958 decoder out-of-lock or non-PCM data detected
clock regeneration and IEC 958 decoder locked plus PCM data detected
IEC 958 input: no pre-emphasis
IEC 958 input: f
IEC 958 input: f
IEC 958 input: f
must be connected to digital ground (V
must be connected to digital supply voltage (V
must be connected to digital ground (V
must be connected to digital ground (V
2
S-bus format for digital data interface
s
s
from IEC 958; master on data output and input interfaces
from digital data input interface
s
s
s
= 32.0 kHz with pre-emphasis
= 44.1 kHz with pre-emphasis
= 48.0 kHz with pre-emphasis
14
SSD
FUNCTION
SSD
SSD
SSD
)
)
)
DDD
)
DDD
Product specification
UDA1351H

Related parts for uda1351h