74AC20MTC_NL FAIRCHILD [Fairchild Semiconductor], 74AC20MTC_NL Datasheet

no-image

74AC20MTC_NL

Manufacturer Part Number
74AC20MTC_NL
Description
Dual 4-Input NAND Gate
Manufacturer
FAIRCHILD [Fairchild Semiconductor]
Datasheet
© 2005 Fairchild Semiconductor Corporation
74AC20SC
74AC20SJ
74AC20MTC
74AC20MTC_NL
(Note 1)
74AC20PC
74AC20
Dual 4-Input NAND Gate
General Description
The AC20 contains four 4-input NAND gates.
Ordering Code:
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Pb-Free package per JEDEC J-STD-020B.
Note 1: “_NL” indicates Pb-Free package (per JEDEC J-STD-020B).
Logic Symbol
Pin Descriptions
FACT
Order Number
¥
is a trademark of Fairchild Semiconductor Corporation.
Package
Number
MTC14
MTC14
M14D
M14A
N14A
IEEE/IEC
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
O
A
n
n
Pin Names
, B
n
DS009918
, C
n
, D
n
Inputs
Outputs
Features
Connection Diagram
Description
I
Outputs source/sink 24 mA
CC
Package Description
reduced by 50%
November 1988
Revised February 2005
www.fairchildsemi.com

Related parts for 74AC20MTC_NL

74AC20MTC_NL Summary of contents

Page 1

... M14D Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74AC20MTC MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 74AC20MTC_NL MTC14 Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm (Note 1) Wide 74AC20PC N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" ...

Page 2

Absolute Maximum Ratings Supply Voltage ( Input Diode Current ( 0. 0. Input Voltage ( Output Diode Current (I ...

Page 3

AC Electrical Characteristics Symbol Parameter t Propagation Delay PLH t Propagation Delay PHL r Note 6: Voltage Range 3.3 is 3.3V 0.3V r Voltage Range 5.0 is 5.0V 0.5V Capacitance Symbol Parameter C Input Capacitance IN C Power Dissipation Capacitance ...

Page 4

Physical Dimensions inches (millimeters) unless otherwise noted 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow www.fairchildsemi.com Package Number M14A 4 ...

Page 5

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M14D 5 www.fairchildsemi.com ...

Page 6

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide www.fairchildsemi.com Package Number MTC14 6 ...

Page 7

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...

Related keywords