M58LT128HSB8ZA6 NUMONYX [Numonyx B.V], M58LT128HSB8ZA6 Datasheet - Page 33

• Manufacturer Part Number: M58LT128HSB8ZA6
• Manufacturer: NUMONYX [Numonyx B.V]

M58LT128HST, M58LT128HSB
5
5.1
5.2
Status Register
The Status Register provides information on the current or previous Program or Erase
operations. The Read Status Register command reads the contents of the Status Register
(refer to
contents, the Status Register is latched and updated on the falling edge of the Chip Enable
or Output Enable signals, and can be read until Chip Enable or Output Enable returns to
V
Synchronous reads. If no Read Array command has been issued, Bus Read operations
from any address within the bank always read the Status Register during Program and
Erase operations.
The various bits convey information about the status and any errors of the operation. Bits
SR7, SR6, SR2, and SR0 give information on the status of the device and are set and reset
by the device. Bits SR5, SR4, SR3, and SR1 give information about any errors; they are set
by the device but must be reset by issuing a Clear Status Register command or a hardware
reset. If an error bit is set to ‘1’ the Status Register should be reset before issuing another
command.
The bits in the Status Register are summarized in
Table 9
Program/Erase Controller status bit (SR7)
The Program/Erase Controller status bit indicates whether the Program/Erase Controller is
active or inactive in any bank.
When the Program/Erase Controller status bit is Low (set to ‘0’), the Program/Erase
Controller is active. When the bit is High (set to ‘1’), the Program/Erase Controller is inactive
and the device is ready to process a new command.
The Program/Erase Controller status bit is Low immediately after a Program/Erase Suspend
command is issued, until the Program/Erase Controller pauses. After the Program/Erase
Controller pauses, the bit is High.
Erase Suspend status bit (SR6)
The Erase Suspend status bit indicates that an erase operation has been suspended. When
the Erase Suspend status bit is High (set to ‘1’), a Program/Erase Suspend command has
been issued and the memory is waiting for a Program/Erase Resume command.
The Erase Suspend status bit should only be considered valid when the Program/Erase
Controller status bit is High (Program/Erase Controller inactive). SR6 is set within the Erase
Suspend latency time of the Program/Erase Suspend command being issued; therefore, the
memory may still complete the operation rather than entering the Suspend mode.
When a Program/Erase Resume command is issued, the Erase Suspend status bit returns
Low.
IH
. The Status Register can only be read using single Asynchronous or Single
in conjunction with the following text descriptions.
Section 4.2: Read Status Register command
Table 9: Status Register
for more details. To output the
bits. Refer to
Status Register
33/110