MC9S12DG256C FREESCALE [Freescale Semiconductor, Inc], MC9S12DG256C Datasheet - Page 58

no-image

MC9S12DG256C

Manufacturer Part Number
MC9S12DG256C
Description
device made up of standard HCS12 blocks and the HCS12 processor core
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12DG256CCFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12DG256CCPV
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12DG256CFUE
Manufacturer:
freescaie
Quantity:
6
Part Number:
MC9S12DG256CFUE
Manufacturer:
FREESCALE
Quantity:
2 327
Part Number:
MC9S12DG256CFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12DG256CFUE
Manufacturer:
FREESCALE
Quantity:
2 327
Part Number:
MC9S12DG256CFUE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S12DG256CPV
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC9S12DG256CPV
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
MC9S12DG256CPVE
Manufacturer:
FREESCALE
Quantity:
20 000
Freescale Semiconductor, Inc.
MC9S12DP256B Device User Guide — V02.15
2.3.2 RESET — External Reset Pin
An active low bidirectional control signal, it acts as an input to initialize the MCU to a known start-up
state, and an output when an internal MCU function causes a reset.
2.3.3 TEST — Test Pin
This input only pin is reserved for test.
NOTE:
The TEST pin must be tied to VSS in all applications.
2.3.4 VREGEN — Voltage Regulator Enable Pin
This input only pin enables or disables the on-chip voltage regulator.
2.3.5 XFC — PLL Loop Filter Pin
PLL loop filter. Please ask your Motorola representative for the interactive application note to compute
PLL loop filter elements. Any current leakage on this pin must be avoided.
XFC
R
0
C
P
MCU
C
S
VDDPLL
VDDPLL
Figure 2-4 PLL Loop Filter Connections
2.3.6 BKGD / TAGHI / MODC — Background Debug, Tag High, and Mode Pin
The BKGD/TAGHI/MODC pin is used as a pseudo-open-drain pin for the background debug
communication. In MCU expanded modes of operation when instruction tagging is on, an input low on
this pin during the falling edge of E-clock tags the high half of the instruction word being read into the
instruction queue. It is used as a MCU operating mode select pin during reset. The state of this pin is
latched to the MODC bit at the rising edge of RESET.
2.3.7 PAD15 / AN15 / ETRIG1 — Port AD Input Pin of ATD1
PAD15 is a general purpose input pin and analog input AN7 of the analog to digital converter ATD1. It
can act as an external trigger input for the ATD1.
60
For More Information On This Product,
Go to: www.freescale.com

Related parts for MC9S12DG256C