M368L3223ETM-CC5 SAMSUNG [Samsung semiconductor], M368L3223ETM-CC5 Datasheet - Page 16

no-image

M368L3223ETM-CC5

Manufacturer Part Number
M368L3223ETM-CC5
Description
184pin Unbuffered Module based on 256Mb E-die 64/72-bit ECC/Non ECC
Manufacturer
SAMSUNG [Samsung semiconductor]
Datasheet
j. Table 3 is used to increase tDS and tDH in the case where the I/O slew rate is below 0.5 V/ns. The I/O slew rate is based on the lesser
k. DQS, DM, and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times. Signal transi
256MB, 512MB DDR466 Unbuffered DIMM
on the lesser of the AC - AC slew rate and the DC- DC slew rate. The inut slew rate is based on the lesser of the slew rates deter
mined by either VIH(ac) to VIL(ac) or VIH(DC) to VIL(DC), and similarly for rising transitions.
tions through the DC region must be monotony.
Revision 1.0 December, 2003
DDR SDRAM

Related parts for M368L3223ETM-CC5