ST72T213G1B6 STMicroelectronics, ST72T213G1B6 Datasheet - Page 28

• Manufacturer Part Number: ST72T213G1B6
• Description: 8-bit Microcontrollers - MCU OTP EPROM 4K SPI
• Manufacturer: STMicroelectronics

Specifications of ST72T213G1B6

• Rohs: yes
• Core: ST7
• Data Bus Width: 8 bit
• Maximum Clock Frequency: 8 MHz
• Program Memory Size: 4 KB
• Data Ram Size: 256 B
• On-chip Adc: Yes
• Operating Supply Voltage: 3 V to 5.5 V
• Package / Case: PDIP-32
• Mounting Style: Through Hole
• A/d Bit Size: 8 bit
• A/d Channels Available: 6
• Interface Type: SPI
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Number Of Programmable I/os: 22
• Number Of Timers: 1
• On-chip Dac: No
• Program Memory Type: OTP EPROM
• Factory Pack Quantity: 16
• Supply Voltage - Max: 5.5 V
• Supply Voltage - Min: 3.5 V

ST72101/ST72212/ST72213
I/O PORTS (Cont’d)
5.1.4 Register Description
5.1.4.1 Data registers
Port A Data Register (PADR)
Port B Data Register (PBDR)
Port C Data Register (PCDR)
Read /Write
Reset Value: 0000 0000 (00h)
Bit 7:0 = D7-D0 Data Register 8 bits.
The DR register has a specific behaviour accord-
ing to the selected input/output configuration. Writ-
ing the DR register is always taken in account
even if the pin is configured as an input. Reading
the DR register returns either the DR register latch
content (pin configured as output) or the digital val-
ue applied to the I/O pin (pin configured as input).
5.1.4.2 Data direction registers
Port A Data Direction Register (PADDR)
Port B Data Direction Register (PBDDR)
Port C Data Direction Register (PCDDR)
Read/Write
Reset Value: 0000 0000 (00h) (input mode)
Bit 7:0 = DD7-DD0 Data Direction Register 8 bits.
The DDR register gives the input/output direction
configuration of the pins. Each bit is set and
cleared by software.
0: Input mode
1: Output mode
28/85
DD7
D7
7
7
28
DD6
D6
DD5
D5
DD4
D4
DD3
D3
DD2
D2
DD1
D1
DD0
D0
0
0
5.1.4.3 Option registers
Port A Option Register (PAOR)
Port B Option Register (PBOR)
Port C Option Register (PCOR)
Read/Write
Reset Value: 0000 0000 (00h) (no interrupt)
Bit 7:0 = O7-O0 Option Register 8 bits.
For specific I/O pins, this register is not implement-
ed. In this case the DDR register is enough to se-
lect the I/O pin configuration.
The OR register allow to distinguish: in input mode
if the interrupt capability or the floating configura-
tion is selected, in output mode if the push-pull or
open drain configuration is selected.
Each bit is set and cleared by software.
Input mode:
0: floating input
1: input interrupt with or without pull-up
Output mode (only for PB0:PB7, PC0:PC5):
0: output open drain (with P-Buffer inactivated)
1: output push-pull
Output mode (only for PA0:PA7):
0: output open drain
1: reserved
O7
7
O6
O5
O4
O3
O2
O1
O0
0