PCF8562TT/2,118 NXP Semiconductors, PCF8562TT/2,118 Datasheet - Page 19

IC LCD DRIVER 32/128SEG 48-TSSOP

PCF8562TT/2,118

Manufacturer Part Number
PCF8562TT/2,118
Description
IC LCD DRIVER 32/128SEG 48-TSSOP
Manufacturer
NXP Semiconductors
Datasheet

Specifications of PCF8562TT/2,118

Package / Case
48-TSSOP
Display Type
LCD
Configuration
7 Segment + DP, 14 Segment (32 Segment)
Interface
I²C
Current - Supply
32µA
Voltage - Supply
1.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Number Of Digits
16
Number Of Segments
32
Maximum Clock Frequency
2640 Hz
Operating Supply Voltage
1.8 V to 5.5 V
Maximum Power Dissipation
400 mW
Maximum Operating Temperature
+ 85 C
Attached Touch Screen
No
Maximum Supply Current
20 uA
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
OM6292 - DEMO BOARD PCA2125 RTCOM10088 - KIT FOR LCD DEMO LPC900622-1003 - KIT FOR LCD DEMO
Digits Or Characters
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
568-2029-2
PCF8562TT/2,518
PCF8562TT/2-T
NXP Semiconductors
PCF8562_5
Product data sheet
7.16.1 Bit transfer
7.16.2 START and STOP conditions
7.16.3 System configuration
7.16 Characteristics of the I
The I
The two lines are a Serial DAta line (SDA) and a Serial Clock Line (SCL). Both lines must
be connected to a positive supply via a pull-up resistor when connected to the output
stages of a device. Data transfer may be initiated only when the bus is not busy.
One data bit is transferred during each clock pulse. The data on the SDA line must remain
stable during the HIGH period of the clock pulse as changes in the data line at this time
will be interpreted as a control signal (see
Both data and clock lines remain HIGH when the bus is not busy.
A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START
condition - S.
A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP
condition - P (see
A device generating a message is a transmitter, a device receiving a message is the
receiver. The device that controls the message is the master and the devices which are
controlled by the master are the slaves (see
Fig 11. Bit transfer
Fig 12. Definition of START and STOP conditions
2
C-bus is for bidirectional, two-line communication between different ICs or modules.
SDA
SCL
START condition
All information provided in this document is subject to legal disclaimers.
SDA
SCL
Figure
S
Rev. 05 — 19 May 2010
12).
2
C-bus
data valid
data line
stable;
Figure
Universal LCD driver for low multiplex rates
Figure
allowed
change
of data
11).
13).
STOP condition
mba607
P
PCF8562
© NXP B.V. 2010. All rights reserved.
mbc622
SDA
SCL
19 of 37

Related parts for PCF8562TT/2,118