ISL6504CBN Intersil, ISL6504CBN Datasheet - Page 11

• Manufacturer Part Number: ISL6504CBN
• Description: IC MULTIPLE POWER CTRLR 16-SOIC
• Manufacturer: Intersil

Specifications of ISL6504CBN

• Applications: Power Supply Controller/Monitor
• Voltage - Supply: 4.75 V ~ 5.25 V
• Current - Supply: 17mA
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 16-SOIC (3.9mm Width)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Voltage - Input: -

excessive amounts of current from the 5V
ATX can lead to voltage collapse and induce a pattern of
consecutive restarts with unknown effects on the system’s
behavior or health.
The built-in soft-start circuitry allows tight control of the slew-
up speed of the output voltages controlled by the ISL6504,
thus enabling power-ups free of supply drop-off events.
Since the outputs are ramped up in a linear fashion, the
current dedicated to charging the output capacitors can be
calculated with the following formula:
I
C
V
Σ
capacitance and the voltage of an output (total charge
delivered to all outputs)
Due to the various system timing events and their
interaction, it is recommended that the soft-start interval not
be set to exceed 30ms. For most applications, a 0.1µF
capacitor is recommended.
Shutdown
In case of a FAULT condition that might endanger the
computer system, or at any other time, all the ISL6504/A
outputs can be shut down by pulling the SS pin below the
specified shutdown level (typically 0.8V) with an open drain
or open collector device capable of sinking a minimum of
2mA. Pulling the SS pin low effectively shuts down all the
pass elements. Upon release of the SS pin, the ISL6504
undergoes a new soft-start cycle and resumes normal
operation in accordance to the ATX supply and control pins
status.
VID_PG Delay
During power-up and initial soft-start, the VID_PG and
VID_CT pins are held low. As the 1V2VID output exceeds its
rising power-good threshold, the capacitor connected at the
VID_CT pin starts to charge up through the internal 10µA
current source. As the voltage on this capacitor exceeds
1.25V, the open-collector VID_PG pin is released and VID
POWER GOOD status is thus reported.
The value of the VID_CT capacitor to be used to obtain a
given VID_PG delay can be determined from the graph in
Figure 10. For extended delays exceeding the range of the
graph, use the following formula:
t
C - VID_CT capacitor to obtain desired delay time (F)
I
C
SS
DELAY
COUT
SS
BG
(C
=
- soft-start current (typically 10µA)
OUT
- soft-start capacitor
- bandgap voltage (typically 1.26V)
t
------------------- -
125000
DELAY
=
- desired delay time (s)
x V
----------------------------- -
C
SS
OUT
I
SS
×
V
) - sum of the products between the
, where
BG
×
Σ
(
C
OUT
11
×
V
OUT
)
, where
SB
output of the
ISL6504, ISL6504A
Layout Considerations
The typical application employing an ISL6504/A is a fairly
straight forward implementation. Like with any other linear
regulator, attention has to be paid to the few potentially
sensitive small signal components, such as those connected
to sensitive nodes or those supplying critical bypass current.
The power components (pass transistors) and the controller
IC should be placed first. The controller should be placed in
a central position on the motherboard, closer to the memory
controller chip and processor, but not excessively far from
the 3.3V
1V2VID, 3V3, and 3V3DL connections are properly sized to
carry 100mA without exhibiting significant resistive losses at
the load end. Similarly, the input bias supply (5V
carry a significant level of current - for best results, ensure it
is connected to its respective source through an adequately
sized trace. The pass transistors should be placed on pads
capable of heatsinking matching the device’s power
dissipation. Where applicable, multiple via connections to a
large internal plane can significantly lower localized device
temperature rise.
Placement of the decoupling and bulk capacitors should
follow a placement reflecting their purpose. As such, the
high-frequency decoupling capacitors should be placed as
close as possible to the load they are decoupling; the ones
decoupling the controller close to the controller pins, the
ones decoupling the load close to the load connector or the
load itself (if embedded). Even though bulk capacitance
(aluminum electrolytics or tantalum capacitors) placement is
not as critical as the high-frequency capacitor placement,
having these capacitors close to the load they serve is
preferable.
The critical small signal components include the soft-start
capacitor, C
capacitors. Locate these components close to the respective
FIGURE 10. VID_PG DELAY DEPENDENCE ON VID_CT
80
70
60
50
40
30
20
10
0
0
DUAL
1
SS
CAPACITOR
island or the I/O circuitry. Ensure the 1V5SB,
, as well as all the high-frequency decoupling
2
3
VID_PG Delay (ms)
4
5
6
7
8
SB
April 13, 2004
9
) can
FN9062.2
10