ISL6552CB Intersil, ISL6552CB Datasheet - Page 11

• Manufacturer Part Number: ISL6552CB
• Description: IC PWM CORE VOLTAGE REG 20-SOIC
• Manufacturer: Intersil

Specifications of ISL6552CB

• Pwm Type: Controller
• Number Of Outputs: 1
• Frequency - Max: 1.5MHz
• Voltage - Supply: 4.75 V ~ 5.25 V
• Buck: Yes
• Boost: No
• Flyback: No
• Inverting: No
• Doubler: No
• Divider: No
• Cuk: No
• Isolated: No
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 20-SOIC (7.5mm Width)
• Frequency-max: 1.5MHz
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Duty Cycle: -

destructive ringing of the capacitors and output inductors. If
the conditions that caused the over-voltage still persist, the
PWM outputs will be cycled between three state and V
clamped to ground, as a hysteretic shunt regulator.
Under-Voltage
The VSEN pin also detects when the CORE voltage falls
more than 10% below the VID programmed level. This
causes PGOOD to go low, but has no other effect on
operation and is not latched. There is also hysteresis in this
detection point.
Over-Current
In the event of an over-current condition, the over-current
protection circuit reduces the RMS current delivered to 41%
of the current limit. When an over-current condition is
detected, the controller forces all PWM outputs into a three
state mode. This condition results in the gate driver
removing drive to the output stages. The ISL6552 goes into
a wait delay timing cycle that is equal to the Soft-Start ramp
time. PGOOD also goes “low” during this time due to VSEN
going below its threshold voltage. To lower the average
output dissipation, the Soft-Start initial wait time is increased
from 32 to 2048 cycles, then the Soft-Start ramp is initiated.
At a PWM frequency of 200kHz, for instance, an over-current
detection would cause a dead time of 10.24ms, then a ramp
of 10.08ms.
At the end of the delay, PWM outputs are restarted and the
soft start ramp is initiated. If a short is present at that time,
the cycle is repeated. This is the hiccup mode.
Figure 6 shows the supply shorted under operation and the
hiccup operating mode described above. Note that due to
the high short circuit current, over-current is detected before
completion of the start-up sequence so the delay is not quite
as long as the normal Soft-Start cycle.
CORE Voltage Programming
The voltage identification pins (VID0, VID1, VID3, and
VID25mV) set the CORE output voltage. Each VID pin is
pulled to VCC by an internal 20µA current source and
accepts open-collector/open-drain/open-switch-to-ground or
standard low-voltage TTL or CMOS signals.
HICCUP MODE. SUPPLY POWERED BY ATX SUPPLY
CORE LOAD CURRENT = 31A, 5V LOAD = 5A
SUPPLY FREQUENCY = 200kHz, V
ATX SUPPLY ACTIVATED BY ATX “PS-ON PIN”
FIGURE 6. SHORT APPLIED TO SUPPLY AFTER POWER-UP
SHORT APPLIED HERE
11
IN
= 12V
PGOOD
SHORT
CURRENT
50A/DIV
CORE
ISL6552
Table 1 shows the nominal DAC voltage as a function of the
VID codes. The power supply system is ±1% accurate over
the operating temperature and voltage range.
VID25mV
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
VOLTAGE IDENTIFICATION CODE AT
TABLE 1. VOLTAGE IDENTIFICATION CODES
VID3
PROCESSOR PINS
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
VID2
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
VID1
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
VID0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
VCC
(V
1.075
1.125
1.175
1.225
1.275
1.325
1.375
1.425
1.475
1.525
1.575
1.625
1.675
1.725
1.775
1.825
1.05
1.10
1.15
1.20
1.25
1.30
1.35
1.40
1.45
1.50
1.55
1.60
1.65
1.70
1.75
1.80
DC
CORE
)