DS50EV401-EVK National Semiconductor, DS50EV401-EVK Datasheet - Page 5

no-image

DS50EV401-EVK

Manufacturer Part Number
DS50EV401-EVK
Description
KIT EVAL DS50EV401 EQUALIZER
Manufacturer
National Semiconductor
Series
PowerWise®r
Datasheet

Specifications of DS50EV401-EVK

Main Purpose
Interface, Cable Equalizer
Utilized Ic / Part
DS50EV401
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Secondary Attributes
-
Embedded
-
Primary Attributes
-
CML OUTPUTS (OUT_n+, OUT_n-)
V
V
t
R
R
t
t
t
t
t
EQUALIZATION
DJ1
DJ2
DJ3
RJ
R
PLHD
PHLD
ID
DI
CCSK
O
OCM
O
LO
, t
Note 1: “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability
and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in
the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the
device should not be operated beyond such conditions. Absolute Maximum Numbers are guaranteed for a junction temperature range of -40°C to +125°C. Models
are validated to Maximum Operating Voltages only.
Note 2: Typical values represent most likely parametric norms at V
product characterization and are not guaranteed.
Note 3: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified
or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.
Note 4: Allowed supply noise (mV
Note 5: V
open eye.
Note 6: Specification is guaranteed by characterization at optimal MODE setting and is not tested in production.
Note 7: Deterministic jitter is measured at the differential outputs (point C of
Random jitter is removed through the use of averaging or similar means.
Note 8: Measured with clock-like {11111 00000} pattern.
Note 9: Random jitter contributed by the equalizer is defined as sqrt (J
1; J
Symbol
F
IN
is the random jitter at the input of the equalizer in ps-rms, see point B of
IN-S
is a measurement of the input differential envelope, see
Output Voltage Swing
Output Common-Mode Voltage
Transition Time
Output Resistance
Differential Output Return Loss
Differential Low to High
Propagation Delay
Differential High to Low
Propagation Delay
Idle to Valid Differential Data
Valid Differential data to idle
Inter Pair Channel to Channel
Skew
Residual Deterministic Jitter at 8
Gbps
Residual Deterministic Jitter at 5
Gbps
Residual Deterministic Jitter at 2.5
Gbps
Random Jitter
Parameter
P-P
sine wave) under typical conditions.
Differential measurement with
OUT_n+ and OUT_n- terminated
by 50Ω to GND AC-Coupled,
Figure 2
Single-ended measurement DC-
Coupled with 50Ω termination,
(Note
20% to 80% of differential output
voltage, measured within 1” from
output pins,
Single-ended to V
100 MHz – 4.0 GHz, with fixture’s
effect de-embedded. IN_n+ =
static high
Propagation delay measurement
at 50% V
100 Mbps,
VIN = 800 mVp-p, 5 Gbps, EIEOS,
40” of 6 mil microstrip FR4,
4,
VIN = 800 mVp-p, 5 Gbps, EIOS,
40” of 6 mil microstrip FR4,
4,
Difference in 50% crossing
between channels
30” of 6 mil microstrip FR4,
MODE=0, PRBS-7 (2
(Note
40” of 6 mil microstrip FR4,
MODE=1, PRBS-7 (2
(Note
40” of 6 mil microstrip FR4,
MODE=1, PRBS-7 (2
(Note
(Note
(Note
(Note
DD
6)
6,
6,
6,
8,
= 3.3V or 2.5V, T
FR4 / BACKPLANE Typical Performance Eye
OUT
6)
6)
Note
Note
Note
Note
O
between input to output,
2
Conditions
Figure
– J
Figure
Figure
7)
7)
7)
9)
Figure
IN
5
2
). J
DD
3,
1), minus the deterministic jitter before the test channel (point A of
OUT
2,
1.
(Note
A
7
7
7
(Note
-1) pattern,
-1) pattern,
-1) pattern,
is the random jitter at equalizer outputs in ps-rms, see point C of
= 25°C., and at the Recommended Operation Conditions at the time of
8)
Figure
Figure
6)
Min
800
40
Diagrams. The device does not require an
V
DD
1000
0.18
0.18
0.16
Typ
240
240
0.5
40
50
10
– 0.25
8
8
7
1200
Max
0.21
0.18
60
www.national.com
Figure
mV
psrms
Units
UI
UI
UI
Figure
dB
ps
ps
ps
ns
ns
ps
V
P-P
P-P
P-P
P-P
1).

Related parts for DS50EV401-EVK