M30833FJFP#U5 Renesas Electronics America, M30833FJFP#U5 Datasheet - Page 120

• Manufacturer Part Number: M30833FJFP#U5
• Description: IC M32C/83 MCU FLASH 100QFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M32C/80r

Specifications of M30833FJFP#U5

• Core Processor: M32C/80
• Core Size: 16/32-Bit
• Speed: 32MHz
• Connectivity: CAN, I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, WDT
• Number Of I /o: 85
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 31K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 26x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 100-QFP
• For Use With: R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R
R
M
10.6 Interrupt Request Reception
e
E
3
. v
J
Table 10.3 Interrupt Priority Levels
2
0
Software interrupts and special interrupts occur when conditions to generate an interrupt are met.
The peripheral function interrupts are acknowledged when all conditions below are met.
• I flag
• IR bit
• ILVL2 to ILVL0 bits
The I flag, IPL, IR bit and ILVL2 to ILVL0 bits are independent of each other. The I flag and IPL are in the
FLG register. The IR bit and ILVL2 to ILVL0 bits are in the interrupt control register.
10.6.1 I Flag and IPL
10.6.2 Interrupt Control Register and RLVL Register
1
C
9
3 .
B
The I flag enables or disables maskable interrupts. When the I flag is set to "1" (enable), all maskable
interrupts are enabled; when the I flag is set to "0" (disable), they are disabled. The I flag is automatically
set to "0" after reset.
IPL, consisting of three bits, indicates the interrupt priority level from level 0 to level 7.
If a requested interrupt has higher priority than that indicated by IPL, the interrupt is acknowledged.
Table 10.3 lists interrupt priority levels associated with IPL.
IPL2
The peripheral function interrupts use interrupt control registers to control each interrupt. Figures 10.3
and 10.4 show the interrupt control register. Figure 10.5 shows the RLVL register.
8 /
0
1
0
0
0
0
1
1
1
1
3
0
3
J
G
4
a
0 -
n
o r
3 .
1
u
, 1
3
p
1
2
(
M
0
IPL1
0
3
0
0
1
1
0
0
1
1
6
2
C
8 /
Page 95
, 3
M
IPL0
3
0
1
0
1
0
1
0
1
2
= "1"
= "1"
> IPL
C
f o
8 /
4
3
8
) T
8
Level 1 and above
Level 2 and above
Level 3 and above
Level 4 and above
Level 5 and above
Level 6 and above
Level 7 and above
All maskable interrupts are disabled
Interrupt Priority Levels
10. Interrupts