SAK-XC886-8FFA 5V AC Infineon Technologies, SAK-XC886-8FFA 5V AC Datasheet - Page 95
![IC MCU 8BIT FLASH 48-TQFP](/photos/16/13/161323/qfp48_sml.jpg)
SAK-XC886-8FFA 5V AC
Manufacturer Part Number
SAK-XC886-8FFA 5V AC
Description
IC MCU 8BIT FLASH 48-TQFP
Manufacturer
Infineon Technologies
Series
XC8xxr
Datasheet
1.SAF-XC888CLM-6FFA_5V_AC.pdf
(144 pages)
Specifications of SAK-XC886-8FFA 5V AC
Core Processor
XC800
Core Size
8-Bit
Speed
103.2MHz
Connectivity
SSI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
34
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
1.75K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
48-TFQFP
Data Bus Width
8 bit
Data Ram Size
1.75 KB
Interface Type
UART, SSC
Maximum Clock Frequency
24 MHz
Number Of Programmable I/os
34
Number Of Timers
4
Operating Supply Voltage
5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 8 Channel
For Use With
B158-H8743-X-X-7600IN - KIT STARTER XC886/888B158-H8576-X-0-7600IN - KIT EASY XC866B158-H8548-X-0-7600IN - KIT STARTER XC866
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Details
Other names
SP000210971
Table 31
24 MHz
12 MHz
8 MHz
6 MHz
3.13.2
In UART modes 1 and 3 of UART module, Timer 1 can be used for generating the
variable baud rates. In theory, this timer could be used in any of its modes. But in
practice, it should be set into auto-reload mode (Timer 1 mode 2), with its high byte set
to the appropriate value for the required baud rate. The baud rate is determined by the
Timer 1 overflow rate and the value of SMOD as follows:
3.14
Setting bit FDM in register FDCON to 1 configures the fractional divider to normal divider
mode, while at the same time disables baud rate generation (see
fractional divider is enabled (FDEN = 1), it functions as an 8-bit auto-reload timer (with
no relation to baud rate generation) and counts up from the reload value with each input
clock pulse. Bit field RESULT in register FDRES represents the timer value, while bit
field STEP in register FDSTEP defines the reload value. At each timer overflow, an
overflow flag (FDCON.NDOV) will be set and an interrupt request generated. This gives
an output clock f
The output frequency in normal divider mode is derived as follows:
Data Sheet
f
PCLK
Baud Rate Generation using Timer 1
Normal Divider Mode (8-bit Auto-reload Timer)
Deviation Error for UART with Fractional Divider enabled
Prescaling Factor
(2BRPRE)
1
1
1
1
MOD
that is 1/n of the input clock f
Mode 1, 3 baud rate
f
Reload Value
(BR_VALUE + 1)
10 (A
6 (6
4 (4
3 (3
MOD
H
H
H
=
)
)
)
H
f
88
DIV
)
=
---------------------------------------------------- -
32
×
2
----------------------------- -
256 STEP
×
SMOD
2
DIV
×
–
1
(
256 TH1
, where n is defined by 256 - STEP.
×
f
PCLK
–
STEP
197 (C5
236 (EC
236 (EC
236 (EC
)
Functional Description
H
H
H
H
)
)
)
)
Figure
XC886/888CLM
Deviation
Error
+0.20 %
+0.03 %
+0.03 %
+0.03 %
30). Once the
V1.2, 2009-07
(3.7)
(3.8)