ATMEGA103-6AI Atmel, ATMEGA103-6AI Datasheet - Page 22

IC MCU 128K 6MHZ A/D IT 64TQFP

ATMEGA103-6AI

Manufacturer Part Number
ATMEGA103-6AI
Description
IC MCU 128K 6MHZ A/D IT 64TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets

Specifications of ATMEGA103-6AI

Core Processor
AVR
Core Size
8-Bit
Speed
6MHz
Connectivity
SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
32
Program Memory Size
128KB (64K x 16)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TQFP, 64-VQFP
For Use With
ATSTK501 - ADAPTER KIT FOR 64PIN AVR MCU
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
RAM Page Z Select Register –
RAMPZ
MCU Control Register –
MCUCR
22
ATmega103(L)
instruction and it is incremented by 2 when an address is popped from the Stack with
return from subroutine RET or return from interrupt RETI.
The RAMPZ Register is normally used to select which 64K RAM page is accessed by
the Z pointer. As the ATmega103(L) does not support more than 64K of SRAM memory,
this register is used only to select which page in the Program memory is accessed when
the ELPM instruction is used. The different settings of the RAMPZ0 bit have the follow-
ing effects:
Note that LPM is not affected by the RAMPZ setting.
The MCU Control Register contains control bits for general MCU functions.
• Bit 7 – SRE: External SRAM Enable
When the SRE bit is set (one), the external Data SRAM is enabled, and the pin functions
AD0 - 7 (Port A), and A8 - 15 (Port C) are activated as the alternate pin functions. Then
the SRE bit overrides any pin direction settings in the respective Data Direction Regis-
ters. When the SRE bit is cleared (zero), the external Data SRAM is disabled and the
normal pin and data direction settings are used.
• Bit 6 – SRW: External SRAM Wait State
When the SRW bit is set (one), a one-cycle wait state is inserted in the external Data
SRAM access cycle. When the SRW bit is cleared (zero), the external Data SRAM
access is executed with a three-cycle scheme. See Figure 51 on page 85 and Figure 52
on page 85.
• Bit 5 – SE: Sleep Enable
The SE bit must be set (one) to make the MCU enter the sleep mode when the SLEEP
instruction is executed. To avoid the MCU entering the sleep mode unless it is the pro-
grammer’s purpose, it is recommended to set the Sleep Enable (SE) bit just before the
execution of the SLEEP instruction.
Bit
$3B ($5B)
Read/Write
Initial Value
RAMPZ0 = 0:
RAMPZ0 = 1:
Bit
$35 ($55)
Read/Write
Initial Value
SRE
R/W
R
7
0
7
0
Program memory address $0000 - $7FFF (lower 64K bytes) is
accessed by ELPM
Program memory address $8000 - $FFFF (higher 64K bytes) is
accessed by ELPM
SRW
R/W
R
6
0
6
0
R/W
R
SE
5
0
5
0
SM1
R/W
R
4
0
4
0
SM0
R/W
R
3
0
3
0
R
2
0
R
2
0
R
1
0
R
1
0
RAMPZ0
R/W
0
0
R
0
0
0945I–AVR–02/07
RAMPZ
MCUCR

Related parts for ATMEGA103-6AI