ATMEGA169-16AI Atmel, ATMEGA169-16AI Datasheet - Page 294

IC AVR MCU 16K 16MHZ IND TQFP

ATMEGA169-16AI

Manufacturer Part Number
ATMEGA169-16AI
Description
IC AVR MCU 16K 16MHZ IND TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets

Specifications of ATMEGA169-16AI

Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
SPI, UART/USART, USI
Peripherals
Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number Of I /o
54
Program Memory Size
16KB (8K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TQFP, 64-VQFP
For Use With
ATAVRBFLY - KIT EVALUATION AVR BUTTERFLYATSTK502 - MOD EXPANSION AVR STARTER 500
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA169-16AI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA169-16AI SL709
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA169-16AI SL710
Manufacturer:
Atmel
Quantity:
10 000
Programming Algorithm
Entering Programming Mode
Leaving Programming Mode
Performing Chip Erase
294
ATmega169/V
including the first read byte. This ensures that the first data is captured from the first
address set up by PROG_COMMANDS, and reading the last location in the page makes
the program counter increment into the next page.
Figure 134. Flash Data Byte Register
The state machine controlling the Flash Data Byte Register is clocked by TCK. During
normal operation in which eight bits are shifted for each Flash byte, the clock cycles
needed to navigate through the TAP controller automatically feeds the state machine for
the Flash Data Byte Register with sufficient number of clock pulses to complete its oper-
ation transparently for the user. However, if too few bits are shifted between each
Update-DR state during page load, the TAP controller should stay in the Run-Test/Idle
state for some TCK cycles to ensure that there are at least 11 TCK cycles between each
Update-DR state.
All references below of type “1a”, “1b”, and so on, refer to Table 131.
1. Enter JTAG instruction AVR_RESET and shift 1 in the Reset Register.
2. Enter instruction PROG_ENABLE and shift 0b1010_0011_0111_0000 in the
1. Enter JTAG instruction PROG_COMMANDS.
2. Disable all programming instructions by using no operation instruction 11a.
3. Enter instruction PROG_ENABLE and shift 0b0000_0000_0000_0000 in the
4. Enter JTAG instruction AVR_RESET and shift 0 in the Reset Register.
1. Enter JTAG instruction PROG_COMMANDS.
2. Start Chip Erase using programming instruction 1a.
3. Poll for Chip Erase complete using programming instruction 1b, or wait for
Programming Enable Register.
programming Enable Register.
t
WLRH_CE
(refer to Table 128 on page 280).
TDO
TDI
D
A
T
A
Machine
State
STROBES
ADDRESS
EEPROM
Lock Bits
Fuses
Flash
2514P–AVR–07/06

Related parts for ATMEGA169-16AI