XRT75R03IVTR-F Exar Corporation, XRT75R03IVTR-F Datasheet - Page 49

no-image

XRT75R03IVTR-F

Manufacturer Part Number
XRT75R03IVTR-F
Description
IC LIU E3/DS3/STS-1 3CH 128LQFP
Manufacturer
Exar Corporation
Datasheet

Specifications of XRT75R03IVTR-F

Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XRT75R03IVTR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
xr
xr
xr
xr
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
Data/Clock Recovery Mode:
In the presence of input line signals on the RTIP_n and RRing_n input pins and when the frequency difference
between the recovered clock signal and the reference clock signal is less than 0.5%, the clock that is output on
the RxClk_n out pins is the Recovered Clock signal.
The decoder block takes the output from clock and data recovery block and decodes the B3ZS (for DS3 or
STS-1) or HDB3 (for E3) encoded line signal and detects any coding errors or excessive zeros in the data
stream.
Whenever the input signal violates the B3ZS or HDB3 coding sequence for bipolar violation or contains three
(for B3ZS) or four (for HDB3) or more consecutive zeros, an active “High” pulse is generated on the RLCV_n
output pins to indicate line code violation.
N
A Digital Loss of SIgnal (DLOS) condition occurs when a string of 175 ± 75 consecutive zeros occur on the line.
When the DLOS condition occurs, the DLOS_n bit is set to “1” in the status control register. DLOS condition is
cleared when the detected average pulse density is greater than 33% for 175 ± 75 pulses.
Analog Loss of Signal (ALOS) condition occurs when the amplitude of the incoming line signal is below the
threshold as shown in the Table 10.The status of the ALOS condition is reflected in the ALOS_n status control
register.
RLOS is the logical OR of the DLOS and ALOS states. When the RLOS condition occurs the RLOS_n output
pin is toggled “High” and the RLOS_n bit is set to “1” in the status control register.
DISABLING ALOS/DLOS DETECTION:
For debugging purposes it is useful to disable the ALOS and/or DLOS detection. Writing a “1” to both
ALOSDIS_n and DLOSDIS_n bits disables the LOS detection on a per channel basis.
If the level of incoming line signal drops below the threshold as described in the ITU-T G.775 standard, the
LOS condition is detected. Loss of signal level is defined to be between 15 and 35 dB below the normal level.
If the signal drops below 35 dB for 10 to 225 consecutive pulse periods, LOS condition is declared. This is
illustrated in Figure 19.
6.3
6.4
6.4.1
A
6.4.2
OTE
T
PPLICATION
ABLE
STS-1
: In Dual- Rail mode, the decoder is bypassed.
DS3
B3ZS/HDB3 Decoder:
LOS (Loss of Signal) Detector:
10: T
DS3/STS-1 LOS Condition:
E3 LOS Condition:
HE
REQEN S
ALOS (A
0
1
0
1
0
1
0
1
ETTING
NALOG
LOSTHR
LOSTHR S
LOS) D
AND
0
0
1
1
0
0
1
1
ETTING
ECLARATION AND
REQEN (DS3
S
IGNAL
46
L
AND
EVEL TO
C
< 61mVpk
< 97mVpk
< 35mVpk
< 43mVpk
< 91mVpk
< 95mVpk
< 44mVpk
< 44mVpk
D
LEARANCE
STS-1 A
EFECT
D
ECLARE
PPLICATIONS
T
HRESHOLDS FOR A GIVEN SETTING OF
ALOS
S
)
IGNAL
L
EVEL TO
> 144mVpk
> 192mVpk
> 185mVpk
> 215mVpk
> 67mVpk
> 82mVpk
> 78mVpk
> 91mVpk
D
EFECT
C
XRT75R03
LEAR
REV. 1.0.8
ALOS

Related parts for XRT75R03IVTR-F