PCF2127AT/1,518 NXP Semiconductors, PCF2127AT/1,518 Datasheet - Page 26
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
PCF2127AT/1,518
Manufacturer Part Number
PCF2127AT/1,518
Description
IC RTC/CALENDAR TCXO QTZ 20SOIC
Manufacturer
NXP Semiconductors
Type
Clock/Calendar/Alarmr
Datasheet
1.PCF2127AT1518.pdf
(80 pages)
Specifications of PCF2127AT/1,518
Package / Case
20-SOIC (0.300", 7.50mm Width)
Time Format
HH:MM:SS (12/24 hr)
Memory Size
512B
Date Format
YY-MM-DD-dd
Interface
I²C, 2-Wire Serial
Voltage - Supply
1.8 V ~ 4.2 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Function
Serial Clock, Timestamp, Timekeeper, Watchdog, Alarm, Calendar, Timer, Timer Interrupt
Rtc Memory Size
512 bytes
Supply Voltage (max)
4.2 V
Supply Voltage (min)
1.8 V
Mounting Style
SMD/SMT
Rtc Bus Interface
I2C
Supply Current
2600 nA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
NXP Semiconductors
PCF2127A_2
Product data sheet
8.8.1 Power-On Reset (POR)
8.8.2 Power-On Reset Override (PORO)
8.8 Reset function
The PCF2127A has an active LOW open-drain output reset pin (RST). The reset output is
activated at Power-On Reset (POR) and whenever the oscillator is stopped (see
Section
The POR is active whenever the oscillator is stopped. The oscillator is also considered to
be stopped during the time between power-on and stable crystal resonance (see
Figure
supply voltage. Whenever an internal reset occurs, the oscillator stop flag is set (OSF set
logic 1).
After POR, the following mode is entered:
The register values after power-on are shown in
The POR duration is directly related to the crystal oscillator start-up time. Due to the long
start-up times experienced by these types of circuits, a mechanism has been built in to
disable the POR and therefore speed up on-board test of the device.
Fig 14. Dependency between POR and oscillator
•
•
•
•
•
•
32.768 kHz CLKOUT active
Power-On Reset Override (PORO) available to be set
24 hour mode is selected
Battery switch-over is enabled
Battery low detection is enabled
Extra power fail detection is enabled
14). This time may be in the range of 200 ms to 2 s depending on temperature and
8.7).
oscillation
V
RST
DD
All information provided in this document is subject to legal disclaimers.
Rev. 02 — 7 May 2010
chip in reset
Integrated RTC, TCXO and quartz crystal
Table
4.
chip not in reset
PCF2127A
© NXP B.V. 2010. All rights reserved.
013aaa243
t
26 of 80