PCF2127AT/1,518 NXP Semiconductors, PCF2127AT/1,518 Datasheet - Page 69
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
PCF2127AT/1,518
Manufacturer Part Number
PCF2127AT/1,518
Description
IC RTC/CALENDAR TCXO QTZ 20SOIC
Manufacturer
NXP Semiconductors
Type
Clock/Calendar/Alarmr
Datasheet
1.PCF2127AT1518.pdf
(80 pages)
Specifications of PCF2127AT/1,518
Package / Case
20-SOIC (0.300", 7.50mm Width)
Time Format
HH:MM:SS (12/24 hr)
Memory Size
512B
Date Format
YY-MM-DD-dd
Interface
I²C, 2-Wire Serial
Voltage - Supply
1.8 V ~ 4.2 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Function
Serial Clock, Timestamp, Timekeeper, Watchdog, Alarm, Calendar, Timer, Timer Interrupt
Rtc Memory Size
512 bytes
Supply Voltage (max)
4.2 V
Supply Voltage (min)
1.8 V
Mounting Style
SMD/SMT
Rtc Bus Interface
I2C
Supply Current
2600 nA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
NXP Semiconductors
13. Dynamic characteristics
Table 63.
V
operating supply voltage at ambient temperature and referenced to V
[1]
PCF2127A_2
Product data sheet
Symbol
Pin SCL
f
t
t
t
t
t
Pin SDA/CE
t
t
t
t
Pin SDI
t
t
Pin SDO
t
t
t
clk(SCL)
SCL
clk(H)
clk(L)
r
f
su(CE_N)
h(CE_N)
rec(CE_N)
w(CE_N)
su
h
d(R)SDO
dis(SDO)
t(SDI-SDO)
DD
= 1.8 V to 4.2V; V
No load value; bus will be held up by bus capacitance; use RC time constant with application values.
SPI-bus characteristics
Parameter
SCL clock frequency
SCL time
clock HIGH time
clock LOW time
rise time
fall time
CE_N set-up time
CE_N hold time
CE_N recovery time
CE_N pulse width
set-up time
hold time
SDO read delay time
SDO disable time
transition time from SDI to
SDO
13.1 SPI-bus timing characteristics
SS
= 0 V; T
amb
=
−
40
All information provided in this document is subject to legal disclaimers.
°
Conditions
register read/write access
RAM write access
RAM read access
register read/write access
RAM write access
RAM read access
register read/write access
RAM write access
RAM read access
register read/write access
RAM write access
RAM read access
for SCL signal
for SCL signal
set-up time for SDI data
hold time for SDI data
C
[1]
to avoid bus conflict
C to +85
L
register read access
RAM read access
= 50 pF
Rev. 02 — 7 May 2010
°
C, unless otherwise specified. All timing values are valid within the
IL
and V
V
Min
-
-
-
800
800
900
100
100
450
400
400
450
-
-
60
40
100
-
70
70
-
-
-
0
Integrated RTC, TCXO and quartz crystal
DD
IH
with an input voltage swing of V
= 1.8 V
2.0
1.11
-
-
100
-
-
0.99
Max
2.0
-
-
-
-
-
-
-
100
-
-
-
225
410
90
-
-
-
140
140
160
70
-
30
30
-
V
Min
-
70
70
80
70
80
-
25
20
20
-
-
-
0
DD
PCF2127A
= 4.2 V
© NXP B.V. 2010. All rights reserved.
-
-
Max
6.5
6.5
6.25
-
-
-
-
-
-
-
-
-
30
30
-
0.99
-
-
55
55
25
-
SS
to V
MHz
MHz
ns
ns
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
s
ns
ns
ns
ns
ns
ns
69 of 80
DD
.