SAK-C167CR-L33M Infineon Technologies, SAK-C167CR-L33M Datasheet - Page 75

16BIT MCU, 2K RAM, ROM/ROMLESS, 167

SAK-C167CR-L33M

Manufacturer Part Number
SAK-C167CR-L33M
Description
16BIT MCU, 2K RAM, ROM/ROMLESS, 167
Manufacturer
Infineon Technologies
Datasheet

Specifications of SAK-C167CR-L33M

No. Of I/o's
111
Ram Memory Size
2KB
Cpu Speed
33MHz
No. Of Timers
9
No. Of Pwm Channels
4
Digital Ic Case Style
MQFP
Supply Voltage
RoHS Compliant
Core Size
16bit
Oscillator Type
External, Internal
Controller Family/series
C167CR
Peripherals
ADC
Rohs Compliant
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAK-C167CR-L33M HA+
Manufacturer:
Infineon Technologies
Quantity:
10 000
Table 19
Parameter
Output delay from CLKOUT falling edge
Valid for: address, BHE, early CS, write data out, ALE
Output delay from CLKOUT rising edge
Valid for: latched CS, ALE low
Output delay from CLKOUT rising edge
Valid for: WR low (no RW delay), RD low (no RW
delay)
Output delay from CLKOUT falling edge
Valid for: RD/WR low (with RW delay), RD high (with
RW delay)
Input setup time to CLKOUT falling edge
Valid for: read data in
Input hold time after CLKOUT falling edge
Valid for: read data in
Output hold time after CLKOUT falling edge
Valid for: address, BHE, early CS
Output hold time after CLKOUT edge
Valid for: write data out
Output delay from CLKOUT falling edge
Valid for: WR high
Turn off delay after CLKOUT edge
Valid for: write data out
Turn on delay after CLKOUT falling edge
Valid for: write data out
1) Read data are latched with the same (internal) clock edge that triggers the address change and the rising edge
2) Due to comparable propagation delays (at comparable capacitive loads) the address does not change before
3) Not subject to production test - verified by design/characterization.
Data Sheet
of RD. Therefore the read data may be removed immediately after the rising edge of RD. Address changes
before the end of RD have also no impact on (demultiplexed) read cycles.
WR goes high. The minimum output delay (
External Bus Cycle Timing (Operating Conditions apply)
1)
2)
3)
tc
3)
17min
3)
) is therefore the actual value of
73
Symbol
tc
tc
tc
tc
tc
tc
tc
tc
tc
tc
tc
10
11
12
13
14
15
17
18
19
20
21
CC -2
CC -2
CC -2
CC -2
SR 14
SR 0
CC -2
CC -2
CC -2
CC –
CC -5
Electrical Parameters
Min.
tc
19
.
Limits
Max.
11
6
8
6
6
4
7
V3.3, 2005-02
C167CR
C167SR
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for SAK-C167CR-L33M