IPS-VIDEO Altera, IPS-VIDEO Datasheet - Page 152
![MegaCore Suite W/ 17 DSP Video/image Processing Functions](/photos/24/19/241949/4696158_sml.jpg)
IPS-VIDEO
Manufacturer Part Number
IPS-VIDEO
Description
MegaCore Suite W/ 17 DSP Video/image Processing Functions
Manufacturer
Altera
Type
-r
Specifications of IPS-VIDEO
Software Application
IP CORE, SUITES
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
Suite of IP Functions for Video and Image Processing
License
Initial License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 152 of 214
- Download datasheet (6Mb)
5–68
Video and Image Processing Suite User Guide
Generation of Avalon-ST Video Control Packets and Run-Time Control
Output Data Types
The width and the horizontal subsampling might also have an effect on the width of
each color bar. When the output is horizontally subsampled, the pixel-width of each
color bar is a multiple of two. When the width of the image (excluding the left and
right borders) cannot be exactly divided by eight, then the last black bar is larger than
the others. For example, when producing a 640×480 frame in the Y’CbCr color space
with 4:2:2 subsampling, the left and right black borders are two pixels wide each, the
seven initial color bars are 78 pixels wide ((640–4)/8 truncated down to the nearest
multiple of 2) and the final black color bar is 90 pixels wide (640–7×78–4).
The Test Pattern Generator MegaCore function outputs a valid Avalon-ST Video
control packet before each image data packet it generates, whether it is a progressive
frame or an interlaced field. When the output is interlaced, the Test Pattern Generator
MegaCore function produces a sequence of pairs of field, starting with F0 if the output
is F1 synchronized of with F1 if the output is F0 synchronized.
When the Avalon Slave run-time controller is enabled, the resolution of the output can
be changed at run-time at a frame boundary, that is, before the first field of a pair
when the output is interlaced. For details of the control register map for the Test
Pattern Generator, refer to
Because the Test Pattern Generator does not accept an input stream, the pseudo-code
in
The Test Pattern Generator MegaCore function supports a wide range of resolutions
and color spaces with either a sequential or parallel data interface.
In all combinations of color space and subsampling that are allowed, the stream of
pixel data is of a type consistent with the conventions adopted by the other MegaCore
functions in the Video and Image Processing Suite.
The Test Pattern Generator MegaCore function can output streams of pixel data of the
types shown in
“Avalon-MM Slave Interfaces” on page 4–17
go = 0;
while (true)
{
do once for progressive output or twice for interlaced output
{
}
}
status = 0;
while (go != 1 )
read_control();
status = 1;
send_control_packet();
send_image_data_header();
output_test_pattern ();
wait();
Table
5–27.
Table 7–22 on page
//Copies control to internal register
7–18.
is slightly modified:
Chapter 5: Functional Descriptions
May 2011 Altera Corporation
Test Pattern Generator
Related parts for IPS-VIDEO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: