IPS-VIDEO Altera, IPS-VIDEO Datasheet - Page 158
![MegaCore Suite W/ 17 DSP Video/image Processing Functions](/photos/24/19/241949/4696158_sml.jpg)
IPS-VIDEO
Manufacturer Part Number
IPS-VIDEO
Description
MegaCore Suite W/ 17 DSP Video/image Processing Functions
Manufacturer
Altera
Type
-r
Specifications of IPS-VIDEO
Software Application
IP CORE, SUITES
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
Suite of IP Functions for Video and Image Processing
License
Initial License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 158 of 214
- Download datasheet (6Mb)
5–74
Video and Image Processing Suite User Guide
Deinterlacer
1
Error Recovery
The Control Synchronizer MegaCore function processes all packets until an
endofpacket signal is received; the image width, height and interlaced fields of the
control data packets are not compared against the following video data packet. Any
mismatch of the endofpacket signal and the frame size of a video data packet is
propagated unchanged to the next MegaCore function.
While the bob algorithm (with no buffering) is producing an output frame it
alternates between simultaneously receiving a row on the input port and producing a
row of data on the output port, and just producing a row of data on the output port
without reading any data from the input port.
The delay from input to output is just a few clock cycles. While a field is being
discarded, input is read at the maximum rate and no output is generated.
Select the weave algorithm, so that the MegaCore function stalls for longer than the
usual periods between each output row of the image. Stalls of up to 45 clock cycles are
possible due to the time taken for internal processing in between lines.
Select the motion-adaptive algorithm, so that stalls up to 90 clock cycles are possible.
Select double or triple-buffering, so that external memory decouples data input and
output. The MegaCore function writes non-image data packets into memory by
predeclaring transfers of fixed size. The function cannot interrupt memory
transactions immediately when it receives an endofpacket signal.
For each non-image data packet received, the number of words written into memory
always corresponds to the maximum packet size defined in the parameter editor.
Consequently, the Deinterlacer MegaCore function does not handle control packets
efficiently when large user-defined packets are used. This does not apply when
reading non-image packets back from the external memory because the size of each
incoming packet is registered after it has been determined.
When buffering is used with bob deinterlacing and fields are being discarded, they
are discarded at the input rather than being buffered through external RAM and then
discarded. This reduces the external RAM bandwidth requirement of the Deinterlacer
in these modes.
Error Recovery
An error condition occurs if an endofpacket signal is received too early or too late
relative to the field dimensions contained in the last control packet processed. In all its
configurations, the Deinterlacer discards extra data if the endofpacket signal is
received too late.
If an early endofpacket signal is received when the Deinterlacer is configured for no
buffering, the MegaCore function interrupts its processing within one or two lines
sending undefined pixels, before propagating the endofpacket signal.
Chapter 5: Functional Descriptions
Stall Behavior and Error Recovery
May 2011 Altera Corporation
Related parts for IPS-VIDEO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: