IPS-VIDEO Altera, IPS-VIDEO Datasheet - Page 95
IPS-VIDEO
Manufacturer Part Number
IPS-VIDEO
Description
MegaCore Suite W/ 17 DSP Video/image Processing Functions
Manufacturer
Altera
Type
-r
Specifications of IPS-VIDEO
Software Application
IP CORE, SUITES
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
Suite of IP Functions for Video and Image Processing
License
Initial License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 95 of 214
- Download datasheet (6Mb)
Chapter 5: Functional Descriptions
Clocked Video Input
May 2011 Altera Corporation
The XYZ word contains the synchronization information and the relevant bits of it's
format are shown in
Table 5–6. XYZ Word Format
For the embedded synchronization format, the vid_datavalid signal indicates a valid
BT656 or BT1120 sample as shown in
function only reads the vid_data signal when vid_datavalid is 1.
Figure 5–5. vid_datavalid Timing
The Clocked Video Input MegaCore function extracts any ancillary packets from the Y
channel during the vertical blanking. Ancillary packets are not extracted from the
horizontal blanking. The extracted packets are output via the Clocked Video Input’s
Avalon-ST output with a packet type of 13 (0xD). For information about Avalon-ST
Video ancillary data packets, refer to
Separate Synchronization Format
The separate synchronization format uses separate signals to indicate the blanking,
sync, and field information. For this format, the vid_datavalid signal behaves
slightly differently from in embedded synchronization format.
The Clocked Video Input MegaCore function only reads vid_data when
vid_datavalid is high (as in the embedded synchronization format) but it treats each
read sample as active picture data.
Unused
H (sync)
V (sync)
F (field)
Unused
10-bit
[5:0]
6
7
8
9
vid_datavalid
vid_data
8-bit
[3:0]
Table
4
5
6
7
5–6.
These bits are not inspected by the Clocked Video Input MegaCore
function.
When 1, the video is in a horizontal blanking period.
When 1, the video is in a vertical blanking period.
When 1, the video is interlaced and in field 1. When 0, the video is
either progressive or interlaced and in field 0.
These bits are not inspected by the Clocked Video Input MegaCore
function.
“Ancillary Data Packets” on page
Figure
D0
5–5. The Clocked Video Input MegaCore
Description
Video and Image Processing Suite User Guide
D1
4–10.
5–11
Related parts for IPS-VIDEO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: