IPS-VIDEO Altera, IPS-VIDEO Datasheet - Page 30
IPS-VIDEO
Manufacturer Part Number
IPS-VIDEO
Description
MegaCore Suite W/ 17 DSP Video/image Processing Functions
Manufacturer
Altera
Type
-r
Specifications of IPS-VIDEO
Software Application
IP CORE, SUITES
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
Suite of IP Functions for Video and Image Processing
License
Initial License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 30 of 214
- Download datasheet (6Mb)
2–2
Video and Image Processing Suite User Guide
Figure 2–2. Design Flows
Note to
(1) Altera IP cores may or may not support the Qsys and SOPC Builder design flows.
The MegaWizard Plug-In Manager flow offers the following advantages:
■
■
The SOPC Builder flow offer the following advantages:
■
■
■
The Qsys flow offers the following additional advantages over SOPC Builder:
■
■
■
Allows you to parameterize an IP core variant and instantiate into an existing
design
For some IP cores, this flow generates a complete example design and testbench.
Generates simulation environment
Allows you to integrate Altera-provided custom components
Uses Avalon
Provides visualization of hierarchical designs
Allows greater performance through interconnect elements and pipelining
Provides closer integration with the Quartus II software
Figure
2–2:
®
memory-mapped (Avalon-MM) interfaces
Functional Simulation
Expected Results?
Simulation Give
Debug Design
(Note 1)
Perform
Does
SOPC Builder
SOPC Builder System
Qsys or
Specify Parameters
Complete Qsys or
Flow
Yes
Optional
and Compile Design
Select Design Flow
Add Constraints
IP Complete
Chapter 2: Getting Started with Altera IP Cores
Specify Parameters
May 2011 Altera Corporation
MegaWizard
Flow
Design Flows
Related parts for IPS-VIDEO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: