IPS-VIDEO Altera, IPS-VIDEO Datasheet - Page 19
IPS-VIDEO
Manufacturer Part Number
IPS-VIDEO
Description
MegaCore Suite W/ 17 DSP Video/image Processing Functions
Manufacturer
Altera
Type
-r
Specifications of IPS-VIDEO
Software Application
IP CORE, SUITES
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
Suite of IP Functions for Video and Image Processing
License
Initial License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 19 of 214
- Download datasheet (6Mb)
Chapter 1: About This MegaCore Function Suite
Performance and Resource Utilization
Table 1–9. Clocked Video Input Performance (Part 2 of 2)
Table 1–10. Clocked Video Output Performance
May 2011 Altera Corporation
Converts PAL clocked video to Avalon-ST Video.
Converts SDI 1080i60 clocked video to Avalon-ST Video.
Converts SDI 1080p60 clocked video to Avalon-ST Video.
Notes to
(1) EP4CGX15BF14C6 devices.
(2) 5SGXEA7H3F35C3 devices.
Converts Avalon-ST Video to DVI 1080p60 clocked video.
Converts Avalon-ST Video to PAL clocked video.
Converts Avalon-ST Video to SDI 1080i60 clocked video.
Converts Avalon-ST Video to SDI 1080p60 clocked video.
Notes to
(1) EP4CGX15BF14C6 devices.
(2) 5SGXEA7H3F35C3 devices.
Cyclone IV GX
Cyclone IV GX
Cyclone IV GX
Cyclone IV GX
Cyclone IV GX
Cyclone IV GX
Cyclone IV GX
Device Family
Device Family
Stratix V
Stratix V
Stratix V
Stratix V
Stratix V
Stratix V
Stratix V
Table
Table
Clocked Video Output
(2)
(2)
(2)
(2)
(2)
(2)
(2)
1–9:
1–10:
(1)
(1)
(1)
(1)
(1)
(1)
(1)
Combinational
Combinational
Table 1–10
LUTs/ALUTs
LUTs/ALUTs
361
297
403
322
395
310
276
188
297
240
320
250
316
241
shows the performance figures for the Clocked Video Output.
Registers
Registers
Logic
Logic
461
353
552
426
549
426
292
148
307
144
325
152
326
152
18,432
18,432
43,008
43,008
43,008
43,008
51,200
51,200
18,432
18,432
43,008
43,008
43,008
43,008
Bits
Bits
M9K
M9K
—
—
—
—
—
—
—
3
6
6
7
3
6
6
Memory
Memory
Video and Image Processing Suite User Guide
M20K
M20K
—
—
—
—
—
—
—
1
3
3
3
1
3
3
MLAB Bits
MLAB Bits
—
—
—
40
—
40
—
—
—
—
—
—
—
—
138.81
199.24
134.46
213.68
138.10
220.17
146.93
216.54
134.88
225.17
116.36
194.36
283.61
198.61
(MHz)
(MHz)
f
f
MAX
MAX
1–11
Related parts for IPS-VIDEO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: