EP2SGX90EF1152C3 Altera, EP2SGX90EF1152C3 Datasheet - Page 114

• Manufacturer Part Number: EP2SGX90EF1152C3
• Description: Stratix II GX
• Manufacturer: Altera

PLLs and Clock Networks
2–106
Stratix II GX Device Handbook, Volume 1
Clock pins
CLK12p
CLK13p
CLK14p
CLK15p
CLK12n
CLK13n
CLK14n
CLK15n
Drivers from internal logic
GCLKDRV0
GCLKDRV1
GCLKDRV2
GCLKDRV3
RCLKDRV0
RCLKDRV1
RCLKDRV2
RCLKDRV3
RCLKDRV4
RCLKDRV5
RCLKDRV6
RCLKDRV7
Enhanced PLL5 outputs
c0
c1
Table 2–28. Global and Regional Clock Connections from Top Clock Pins and Enhanced PLL Outputs
(Part 1 of 2)
Regional Clock Network
Top Side Global and
Connectivity
The connections to the global and regional clocks from the top clock pins
and enhanced PLL outputs are shown in
the clocks from the bottom clock pins are shown in
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
Table
v
v
v
v
2–28. The connections to
Table
v
v
v
v
v
Altera Corporation
2–29.
v
v
v
v
v
October 2007
v
v
v
v
v
v
v
v