SCC2692AC1A44 NXP Semiconductors, SCC2692AC1A44 Datasheet - Page 15

• Manufacturer Part Number: SCC2692AC1A44
• Description: UART 2-CH 5V 44-Pin PLCC Tube
• Manufacturer: NXP Semiconductors

Specifications of SCC2692AC1A44

• Package: 44PLCC
• Number Of Channels Per Chip: 2
• Maximum Data Rate: 0.1152 MBd
• Transmitter And Receiver Fifo Counter: No
• Operating Supply Voltage: 5 V
• Minimum Single Supply Voltage: 4.5 V
• Maximum Processing Temperature: 245 °C
• Maximum Supply Current: 10 mA

Philips Semiconductors
MR1B – Channel B Mode Register 1
MR1B is accessed when the Channel B MR pointer points to MR1.
The pointer is set to MR1 by RESET or by a ‘set pointer’ command
applied via CRB. After reading or writing MR1B, the pointer will point
to MR2B.
The bit definitions for this register are identical to MR1A, except that
all control actions apply to the Channel B receiver and transmitter
and the corresponding inputs and outputs.
MR2B – Channel B Mode Register 2
MR2B is accessed when the Channel B MR pointer points to MR2,
which occurs after any access to MR1B. Accesses to MR2B do not
change the pointer.
The bit definitions for mode register are identical to the bit
definitions for MR2A, except that all control actions apply to the
Channel B receiver and transmitter and the corresponding inputs
and outputs.
CSRA – Channel A Clock Select Register
CSRA[7:4] – Channel A Receiver Clock Select
This field selects the baud rate clock for the Channel A transmitter.
The field definition is shown in Table 3.
CSRA[3:0] – Channel A Transmitter Clock Select
This field selects the baud rate clock for the Channel A transmitter.
The field definition is as shown in Table 3, except as follows:
The transmitter clock is always a 16X clock except for CSRA[3:0] =
1111.
Table 3. Baud Rate
NOTE: The receiver clock is always a 16X clock except for CSRA[7:4]
= 1111. Also, see Table 6 for baud rates available in BRG Test.
CSRB – Channel B Clock Select Register
CSRB[7:4] – Channel B Receiver Clock Select
This field selects the baud rate clock for the Channel B receiver.
The field definition is as shown in Table 3, except as follows:
The receiver clock is always a 16X clock except for CSRB[7:4] = 1111.
1998 Sep 04
Dual asynchronous receiver/transmitter (DUART)
CSRA[3:0]
CSRA[7:4]
CSRB[7:4]
0000
0001
0010
0011
0100
0101
0110
1000
1001
1010
1011
1100
1101
1110
1111
0111
1110
1111
1110
1111
IP3-16X
IP3-1X
1,200
1,050
2,400
4,800
7,200
9,600
38.4K
Timer
IP4-16X
IP4-1X
IP6-16X
IP6-1X
ACR[7] = 0
ACR[7] = 0
ACR[7] = 0
110
134.5
200
300
600
50
IP3-16X
IP3-1X
IP6-16X
IP6-1X
ACR[7] = 1
ACR[7] = 1
ACR[7] = 1
1,200
2,000
2,400
4,800
1,800
9,600
19.2K
Timer
IP4-16X
IP4-1X
110
134.5
150
300
600
75
15
CSRB[3:0] – Channel B Transmitter Clock Select
This field selects the baud rate clock for the Channel B transmitter.
The field definition is as shown in Table 3, except as follows:
The transmitter clock is always a 16X clock except for CSRB[3:0] =
1111.
CRA – Channel A Command Register
CRA is a register used to supply commands to Channel A. Multiple
commands can be specified in a single write to CRA as long as the
commands are non-conflicting, e.g., the ‘enable transmitter’ and
‘reset transmitter’ commands cannot be specified in a single
command word.
CRA[7:4] – Miscellaneous Commands
Sequential writes to CR(7:4) should be separated by three edges of
the X1 clock.
The encoded value of this field may be used to specify a single
command as follows:
0000 No command.
0001 Reset MR pointer. Causes the Channel A MR pointer to point
0010 Reset receiver. Resets the Channel A receiver as if a hard-
0011 Reset transmitter. Resets the Channel A transmitter as if a
0100 Reset error status. Clears the Channel A Received Break,
0101 Reset Channel A break change interrupt. Causes the Chan-
0110 Start break. Forces the TxDA output Low (spacing). If the
0111 Stop break. The TxDA line will go High (marking) within two
1000 Assert RTSN. Causes the RTSN output to be asserted (Low).
1001 Negate RTSN. Causes the RTSN output to be negated
1010 Set Timeout Mode On. The receiver in this channel will restart
1011 Not used.
1100 Disable Timeout Mode. This command returns control of the
1101 Not used.
CSRB[3:0]
to MR1.
ware reset had been applied. The receiver is disabled and the
FIFO is flushed.
hardware reset had been applied.
Parity Error, and Overrun Error bits in the status register
(SRA[7:4]). Used in character mode to clear OE status (al-
though RB, PE and FE bits will also be cleared) and in block
mode to clear all error status after a block of data has been
received.
nel A break detect change bit in the interrupt status register
(ISR[2]) to be cleared to zero.
transmitter is empty the start of the break condition will be
delayed up to two bit times. If the transmitter is active the
break begins when transmission of the character is com-
pleted. If a character is in the THR, the start of the break will
be delayed until that character, or any other loaded subse-
quently are transmitted. The transmitter must be enabled for
this command to be accepted.
bit times. TxDA will remain High for one bit time before the
next character, if any, is transmitted.
(High).
the C/T as each receive character is transferred from the shift
register to the RHR. The C/T is placed in the counter mode,
the START/STOP counter commands are disabled, the
counter is stopped, and the Counter Ready Bit, ISR[3], is
reset. The counter will not start until the first character is re-
ceived after the command is issued.
C/T to the regular START/STOP counter commands. It does
not stop the counter, or clear any pending interrupts. After
disabling the timeout mode, a ‘Stop Counter’ command
should be issued to reset the ISR(3) bit.
1110
1111
IP5-16X
IP5-1X
ACR[7] = 0
Product specification
SCC2692
IP5-16X
IP5-1X
ACR[7] = 1