TMC22053KHC Fairchild Semiconductor, TMC22053KHC Datasheet - Page 5

• Manufacturer Part Number: TMC22053KHC
• Manufacturer: Fairchild Semiconductor

Specifications of TMC22053KHC

• Screening Level: Commercial
• Package Type: MQFP
• Pin Count: 100
• Lead Free Status / RoHS Status: Compliant

PRODUCT SPECIFICATION
processed as chrominance to find the magnitude and phase of
the chrominance vector. These three components are then
compared across the (0H & 1H) and (1H & 2H) taps of the
comb filter to produce the difference in luminance, chromi-
nance magnitude, and chrominance phase. These differences
are then translated in the user-programmable lookup table to
produce the “K” signal which controls the complementary
mix between the output of the comb filter and the simple
bandsplit decoder. That is, the “K” signals controls how
much of the combed high frequency luminance signal is sub-
tracted from the simple bandsplit chrominance for chroma
combs, or added to the low frequency output of the bandsplit
for luma comb filters.
Output Processor
The demodulated chrominance signal and the luminance
signal are passed through a programmable output matrix,
producing RGB, YUV, or YC
27MHz, a D1 signal can be produced on the R/V output with
the embedded TRS words fixed to the external HSYNC and
VSYNC timing.
Pin Assignments
30
1
100
31
B
C
R
. When the clock is at
65-22x5y-03
50
81
80
51
Parallel and Serial Microprocessor Interfaces
The parallel microprocessor interface employs 12 pins, the
serial port uses 5. A single pin, SER, selects between the two
interface modes.
In parallel interface mode, one address line is decoded for
access to the internal control register and its pointer.
Controls are reached by loading a desired address through
the 8-bit D
write) for that address. The control register address pointer
auto-increments to address 3Fh and then remains there.
A 2-line serial interface may also be used for initialization
and control. The same set of registers accessed by the paral-
lel port is available to the serial port. The device address in
the serial interface is selected via pins SA
The RESET pin sets all internal state machines to their ini-
tialized conditions and places the decoder in a power-down
mode. All register data are maintained while in power-down
mode.
Pin Name
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
G/Y
G/Y
LDV
GND
V
B/Cb
B/Cb
B/Cb
B/Cb
B/Cb
B/Cb
B/Cb
B/Cb
B/Cb
B/Cb
GND
V
R/Cr
R/Cr
R/Cr
R/Cr
R/Cr
R/Cr
R/Cr
R/Cr
DD
DD
1
0
7-0
9
8
7
6
5
4
3
2
9
8
7
6
5
4
3
2
1
0
port, followed by the desired data (read or
Pin Name
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
R/Cr
R/Cr
GND
V
AVOUT
FID
FID
FID
DHSYNC
DVSYNC
D
D
D
GND
V
D
D
D
D
D
GND
V
HSYNC
VSYNC
BUFFER
DD
DD
DD
0
1
2
3
4
5
6
7
0
1
2
1
0
Pin Name
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
RESET
SET
SER
SA
SA
SA
GND
SDA
SCL
CS
R/W
A
A
GND
V
VIDEOB
VIDEOB
VIDEOB
VIDEOB
VIDEOB
VIDEOB
VIDEOB
VIDEOB
VIDEOB
VIDEOB
0
1
DD
0
1
2
0
1
2
3
4
5
6
7
8
9
2-0
Pin
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
.
Name
GND
VIDEOA
VIDEOA
VIDEOA
VIDEOA
VIDEOA
VIDEOA
VIDEOA
VIDEOA
VIDEOA
VIDEOA
MASTER
MASTER
CLOCK
GND
V
GND
G/Y
G/Y
G/Y
G/Y
G/Y
G/Y
G/Y
G/Y
DD
TMC22x5y
9
8
7
6
5
4
3
2
0
1
2
3
4
5
6
7
8
9
0
1
5