TMC22152KHC Fairchild Semiconductor, TMC22152KHC Datasheet - Page 29

no-image

TMC22152KHC

Manufacturer Part Number
TMC22152KHC
Description
Manufacturer
Fairchild Semiconductor
Datasheet

Specifications of TMC22152KHC

Screening Level
Commercial
Package Type
MQFP
Pin Count
100
Lead Free Status / RoHS Status
Compliant
PRODUCT SPECIFICATION
Control Register Definitions
Output Format Control (26)
Buffered register set 1 (27)
Buffered register set 1 (28)
Reg
26
26
26
26
26
Reg
27
Reg
28
SG1
YG1
7
7
7
7
7
Bit
7-6
5
4
3
2-0
Bit
7-0
Bit
7-0
Reserved
Name
Reserved
LDVIO
OPCKS
DPCEN
DPC
Name
SG1
Name
YG1
SG1
YG1
6
6
6
6
6
7-0
7-0
Active when BUFFER pin set HIGH.
Active when BUFFER pin set HIGH.
LDVIO
SG1
YG1
5
5
5
5
5
Description
Reserved, set to zero.
LDV clock select. LDV is an output when LOW and an input when HIGH
Output clock select. The output data are clocked by the CLOCK pin when
LOW and by the LDV pin when HIGH.
DPC enable. When HIGH on the TMC22153, the Decoder Product Code is
enabled: a value written into DPC determines the decoder product emulated
by the TMC22153. In all other versions of the decoder, DPC is read-only, and
returns the code of the particular encoder version installed.
Decoder product code
Read/Write in the TMC22153 only. Read-only in all other devices.
Description
Msync gain, 8 lsbs. Bottom 8 bits of mixed sync scalar
lsb = 1/256
Description
Y gain, 8 lsbs. Bottom 8 bits of the luma gain
lsb = 1/256
000
001
010
011
100
101
110
111
DPC
(continued)
OPCKS
SG1
YG1
4
4
4
Reserved
TMC22051
TMC22052
TMC22053
Reserved
TMC22151
TMC22152
TMC22153
4
4
DPCEN
SG1
YG1
3
3
3
3
3
Function
SG1
YG1
2
2
2
2
2
SG1
YG1
DPC
1
1
1
1
1
SG1
YG1
TMC22x5y
0
0
0
0
0
29

Related parts for TMC22152KHC