EP1S10F672C7 Altera, EP1S10F672C7 Datasheet - Page 261

IC STRATIX FPGA 10K LE 672-FBGA

EP1S10F672C7

Manufacturer Part Number
EP1S10F672C7
Description
IC STRATIX FPGA 10K LE 672-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S10F672C7

Number Of Logic Elements/cells
10570
Number Of Labs/clbs
1057
Total Ram Bits
920448
Number Of I /o
345
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
10570
# I/os (max)
345
Frequency (max)
420.17MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
10570
Ram Bits
920448
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
672
Package Type
FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1109

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S10F672C7
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S10F672C7
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S10F672C7
Manufacturer:
ALTERA
Quantity:
6
Part Number:
EP1S10F672C7
Manufacturer:
ALTERA
0
Part Number:
EP1S10F672C7
Manufacturer:
ALTERA
Quantity:
350
Part Number:
EP1S10F672C7
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
EP1S10F672C7AA
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S10F672C7ES
Manufacturer:
ALTERA
Quantity:
89
Part Number:
EP1S10F672C7ES
Quantity:
47
Part Number:
EP1S10F672C7ES
Manufacturer:
ALTERA
0
Part Number:
EP1S10F672C7L
Manufacturer:
ALTERA
0
Part Number:
EP1S10F672C7N
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S10F672C7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Notes to
(1)
(2)
t
t
DUTY
LOCK
Table 4–125. High-Speed I/O Specifications for Flip-Chip Packages (Part 4 of 4)
Symbol
When J = 4, 7, 8, and 10, the SERDES block is used.
When J = 2 or J = 1, the SERDES is bypassed.
Table
4–125:
LVDS (J = 2
through 10)
LVDS (J =1)
and LVPECL,
PCML,
HyperTransport
technology
All
Conditions
47.5
Min
45
-5 Speed Grade
Typ
50
50
Max
52.5
100
55
47.5
Min
45
-6 Speed Grade
Typ
50
50
Max
52.5
100
55
Notes
47.5
Min
45
(1),
-7 Speed Grade
(2)
Typ
50
50
Max
52.5
100
55
47.5
Min
45
-8 Speed Grade
Typ
50
50
Max
52.5
100
55
Unit
μs
%
%

Related parts for EP1S10F672C7