EP3C120F780C8N Altera, EP3C120F780C8N Datasheet - Page 95

• Manufacturer Part Number: EP3C120F780C8N
• Description: IC CYCLONE III FPGA 119K 780FBGA
• Manufacturer: Altera
• Series: Cyclone® IIIr

Specifications of EP3C120F780C8N

• Number Of Logic Elements/cells: 119088
• Number Of Labs/clbs: 7443
• Total Ram Bits: 3981312
• Number Of I /o: 531
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 780-FBGA
• Family Name: Cyclone III
• Number Of Logic Blocks/elements: 119088
• # I/os (max): 531
• Frequency (max): 402MHz
• Process Technology: 65nm
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 119088
• Ram Bits: 3981312
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 780
• Package Type: FBGA
• For Use With: 544-2601 - KIT DEV CYCLONE III LS EP3CLS200544-2589 - KIT DEV EMB CYCLONE III EDITION544-2566 - KIT DEV DSP CYCLONE III EDITION544-2444 - KIT DEV CYCLONE III EP3C120544-2411 - KIT DEV NIOS II CYCLONE III ED.
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 544-2392; 544-2533; 544-2533; EP3C120F780C8NES

Chapter 5: Clock Networks and PLLs in the Cyclone III Device Family
PLL Reconfiguration
© December 2009
Altera Corporation
Table 5–10
PHASECOUNTERSELECT setting.
Table 5–10. Phase Counter Select Mapping
To perform one dynamic phase shift step, you must perform the following
procedures:
1. Set phaseupdown and phasecounterselect as required.
2. Assert phasestep for at least two scanclk cycles. Each phasestep pulse
3. Deassert phasestep.
4. Wait for phasedone to go high.
5. You can repeat steps
All signals are synchronous to scanclk, so they are latched on the scanclk edges
and must meet t
Figure 5–24. PLL Dynamic Phase Shift
Dynamic phase shifting can be repeated indefinitely. All signals are synchronous to
scanclk, so they must meet t
enables one phase shift.
shifts.
PHASECOUNTERSELECT [2]
phasecounterselect
lists the PLL counter selection based on the corresponding
phaseupdown
0
0
0
0
1
1
1
SU
phasestep
phasedone
or t
scanclk
H
requirements (with respect to the scanclk edges).
1
through
SU
or t
4
H
as many times as required to get multiple phase
[1]
0
0
1
1
0
0
1
requirements (with respect to scanclk edges).
[0]
0
1
0
1
0
1
0
Cyclone III Device Handbook, Volume 1
All Output Counters
C0 Counter
C1 Counter
C2 Counter
C3 Counter
C4 Counter
M Counter
Selects
5–31