EP4SE530H40C3 Altera, EP4SE530H40C3 Datasheet - Page 590
EP4SE530H40C3
Manufacturer Part Number
EP4SE530H40C3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H40C3
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H40C3ES
Manufacturer:
ALTERA
Quantity:
20 000
Company:
Part Number:
EP4SE530H40C3N
Manufacturer:
ALTERA
Quantity:
784
Part Number:
EP4SE530H40C3NES
Manufacturer:
ALTERA
Quantity:
20 000
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SE230F29C3N PDF datasheet #6
- Current page: 590 of 1154
- Download datasheet (32Mb)
1–146
Figure 1–116. Dynamic Switch Signaling in PCIe ×4 Mode
Table 1–55. Transceiver Clock Frequencies Signaling Rates in PCIe ×4 Mode (Part 1 of 2)
Stratix IV Device Handbook Volume 2: Transceivers
High-Speed Serial Clock
Low-Speed Parallel Clock
Serial Recovered Clock
FPGA
Fabric
Transceiver Clocks
Interface
rateswitch
PIPE
Figure 1–116
(5 Gbps) data rate.
In PCIe ×4 mode configured at Gen2 (5 Gbps) data rate, when the PCIe rateswitch
controller sees a transition on the rateswitch signal, it sends the pcie_gen2switch
control signal to the PCIe clock switch circuitry in the CMU0 clock divider block and the
receiver CDR to switch to the instructed signaling rate. A low-to-high transition on
the rateswitch signal initiates a Gen1 (2.5 Gbps) to Gen2 (5 Gbps) signaling
rateswitch. A high-to-low transition on the rateswitch signal initiates a Gen2
(5 Gbps) to Gen1 (2.5 Gbps) signaling rateswitch.
Table 1–55
2.5 Gbps and 5 Gbps signaling rates.
reset_int
reset_int
Compensation
Compensation
Transceiver
Transmitter
Controller
Receiver
Express
Phase
Phase
Switch
FIFO
FIFO
PCS
Rate
PCI
Dynamic Switch Between Gen1 (2.5 Gbps) and Gen2 (5 Gbps) Signaling Rates in PCIe
×4 Mode
CCU
lists the transceiver clock frequencies when switching between the
Gen1 (2.5 Gbps) to Gen2 (5 Gbps) Switch
shows the PCIe rateswitch circuitry in PCIe ×4 mode configured at Gen2
rx_locktorefclk
rx_freqlocked
rx_locktodata
signal detect
(Low-to-High Transition on the
rx_datain
rx_cruclk
CMU0
CMU1
PLL
PLL
250 MHz to 500 MHz
1.25 GHz to 2.5 GHz
1.25 GHz to 2.5 GHz
rateswitch Signal)
/1, /2, /4
pcie_gen2switch_done
/2
pcie_gen2switch
Frequency
Controller
LTR/LTD
Detector
Detector
Phase
Phase
(PD)
(PD)
Clock and Data Recovery (CDR) Unit
/1, /2, /4
CMU0 Clock Divider
CMU1 Clock Divider
/1, /2, /4
pcie_gen2switch
Chapter 1: Transceiver Architecture in Stratix IV Devices
Clock Switch
PCI Express
Circuitry
Loop Filter
Pump +
Charge
Gen2 (5 Gbps) to Gen1 (2.5 Gbps) Switch
1
0
/4, /5, /8, /10
(High-to-Low Transition on the
V
/M
CO
CMU0_Channel
CMU1_Channel
/2
/4, /5, /8, /10
500 MHz to 250 MHz
2.5 GHz to 1.25 GHz
2.5 GHz to 1.25 GHz
rateswitch Signal)
February 2011 Altera Corporation
PCI Express Clock Switch Circuitry
/L
Transceiver Block Architecture
Transceiver Block
Low-Speed Parallel
High-Speed Serial
(PIPE x4) Bonded
Bonded Channels
Clock to the Four
Recovered
Recovered
Four (PIPE x4)
Parallel
Serial
Clock to the
Clock
Clock
Channels
Related parts for EP4SE530H40C3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: