XC4VFX60-10FFG1152I Xilinx Inc, XC4VFX60-10FFG1152I Datasheet - Page 351

• Manufacturer Part Number: XC4VFX60-10FFG1152I
• Description: IC FPGA VIRTEX-4 FX 60K 1152FBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-4r

Specifications of XC4VFX60-10FFG1152I

• Number Of Logic Elements/cells: 56880
• Number Of Labs/clbs: 6320
• Total Ram Bits: 4276224
• Number Of I /o: 576
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 1152-BBGA, FCBGA
• For Use With: HW-V4-ML410-UNI-G - EVALUATION PLATFORM VIRTEX-4
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

OLOGIC Resources
Virtex-4 FPGA User Guide
UG070 (v2.6) December 1, 2008
R
The circuitry that results from instantiating the IDELAYCTRL components as shown is
illustrated in
Instantiating Multiple IDELAYCTRLs without LOC Constraints
Instantiating multiple IDELAYCTRL instances without LOC properties is prohibited. If
this occurs, an error is issued by the implementation tools.
OLOGIC blocks include six storage elements (shown in
registers (TFF1, TFF2, and TFF3) are used for 3-state control. The bottom three registers
(OFF1, OFF2, and OFF3) are used for data output. Both sets of registers are functionally the
same.
RST_NOLOC
REFCLK
Figure 7-19: Mixed Instantiation of IDELAYCTRL Elements
Figure
.
.
.
.
.
.
7-19.
rst_1
rst_2
rst_n
www.xilinx.com
.
.
.
all IDELAYCTRL
Replicated for
Instantiated without
REFCLK
RST
REFCLK
RST
REFCLK
RST
REFCLK
RST
REFCLK
RST
REFCLK
RST
IDELAYCTRL_noloc
IDELAYCTRL_noloc
IDELAYCTRL_noloc
Instantiated with
LOC Constraint
LOC Constraint
IDELAYCTRL_1
IDELAYCTRL_2
IDELAYCTRL_n
sites
.
.
.
.
.
.
RDY
RDY
RDY
RDY
RDY
RDY
Auto-generated
by mapper tool
Figure
rdy_1
rdy_2
rdy_n
.
.
.
7-20.) The top three
OLOGIC Resources
RDY_NOLOC
ug070_7_19_080104
351