PIC18F2431-I/SP Microchip Technology Inc., PIC18F2431-I/SP Datasheet - Page 165

no-image

PIC18F2431-I/SP

Manufacturer Part Number
PIC18F2431-I/SP
Description
Microcontroller; 16 KB Flash; 768 RAM; 256 EEPROM; 24 I/O; 28-Pin-SPDIP
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC18F2431-I/SP

A/d Inputs
5-Channel, 10-Bit
Cpu Speed
10 MIPS
Eeprom Memory
256 Bytes
Input Output
24
Interface
I2C/SPI/USART
Memory Type
Flash
Number Of Bits
8
Package Type
28-pin SPDIP
Programmable Memory
16K Bytes
Ram Size
768 Bytes
Speed
40 MHz
Timers
1-8-bit, 3-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F2431-I/SP
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
PIC18F2431-I/SP
Quantity:
5
The three Input Capture channels are controlled
through
CAP1CON, CAP2CON, and CAP3CON. Each channel
is configured independently with its dedicated register.
The implementation of the registers is identical, except
for the Special Event trigger (see Section 16.1.8 “Spe-
cial Event Trigger (CAP1 Only)”). The typical Capture
Control register is shown in Register 16-1.
REGISTER 16-1:
 2003 Microchip Technology Inc.
Note:
the
bit 7
bit 6
bit 5
bit 4
bit 3-0
Throughout this section, references to
registers and bit names that may be asso-
ciated with a specific capture channel will
be referred to generically by the use of the
term ‘x’ in place of the channel number.
For example, ‘CAPxREN’ may refer to the
Capture Reset Enable bit in CAP1CON,
CAP2CON or CAP3CON.
Input
CAPxCON: INPUT CAPTURE CONTROL REGISTER
bit 7
Unimplemented: Read as ‘0’
CAPxREN: Time Base Reset Enable bit
1 = Enabled
0 = Disable selected time base Reset on capture.
Unimplemented: Read as ‘0’
Unimplemented: Read as ‘0’
CAPxM3:CAPxM0: Input Capture 1 (ICx) Mode Select bits
1111 = Special Event Trigger mode. The trigger occurs on every rising edge on CAP1 input
1110 = Special Event Trigger mode. The trigger occurs on every falling edge on CAP1 input
1101 = Unused
1100 = Unused
1011 = Unused
1010 = Unused
1001 = Unused
1000 = Capture on every CAPx input state change
0111 = Pulse Width Measurement mode, every rising to falling edge
0110 = Pulse Width Measurement mode, every falling to rising edge
0101 = Frequency Measurement mode, every rising edge
0100 = Capture mode, every 16th rising edge
0011 = Capture mode, every 4th rising edge
0010 = Capture mode, every rising edge
0001 = Capture mode, every falling edge
0000 = Input Capture 1 (ICx) off
Capture
Legend:
R = Readable bit
- n = Value at POR
Note 1: Special Event Trigger is only available on CAP1. For CAP2 and CAP3, this config-
U-0
Control
CAPxREN
uration is unused.
R/W-0
Registers
PIC18F2331/2431/4331/4431
U-0
Preliminary
W = Writable bit
‘1’ = Bit is set
R/W-0
When in Counter mode, the counter must be
configured
(TMR5SYNC = 0). When configured in Asynchronous
mode, the IC module will not work properly.
CAPxM3
R/W-0
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
as
the
CAPxM2
R/W-0
synchronous
CAPxM1
x = Bit is unknown
R/W-0
DS39616B-page 163
counter
CAPxM0
R/W-0
bit 0
only
(1)
(1)

Related parts for PIC18F2431-I/SP