PEB20591HV22XP Lantiq, PEB20591HV22XP Datasheet - Page 55
![](/photos/31/30/313084/80pin_mqfp_sml.jpg)
PEB20591HV22XP
Manufacturer Part Number
PEB20591HV22XP
Description
Manufacturer
Lantiq
Datasheet
1.PEB20591HV22XP.pdf
(63 pages)
Specifications of PEB20591HV22XP
Control Interface
HDLC
Lead Free Status / Rohs Status
Supplier Unconfirmed
PRELIMINARY
6.1.2
A transformer, external resistors and two capacitors (100 nF and 0.33 F) are connected
externally to the line interface pins LIna,b. Voltage overload protection is achieved by
adding clamping diodes (see
Figure 28
Note: The resistor values in
6.1.3
The VIP needs some external circuitry to achieve impedance matching, overvoltage
protection and ElectroMagnetic Compatibility (EMC) for its connection to the 4-wire S/T
interface. The configuration is shown in
Figure 29
Note: The actual values of the external resistors depend on the transformer selected.
Data Sheet
Transmitter
S/T
The 0.33-µF capacitance will be verified during system tests.
The resistor values are optimal for an ideal transformer ( R
Line termination ( R
only.
Transceiver
I
I
U
S/T Interface External Circuitry
max
max
1,1 V
= 26.8 mA
PN
= 21 mA
U
VIP
External Transceiver Circuitry of the VIP in U
Overview of External Circuitry of the VIP in S/T Mode
PN
Interface External Circuitry
(typ.)
(Spec.)
External
Circuitry
T
) is usually applied to the NT and last wall outlet on the S bus
10
Figure 28
10
Figure
1:1
100 nF
50
50
28).
R
T
= 100
are optimized for an ideal transformer (
Figure
Zw = 100
Vdd
47
0,75 V
±10%
29.
R
T
= 100
1:1
1:1
PN
Cu
Circuitry
External
Mode
= 0).
0.33 F
Application Hints
ext_u_tr.vsd
0,75 V
U
PEB 20590
PEB 20591
PN
2001-03-01
Receiver
R
S/T
Cu
ext_s
= 0).