MM912H634CV1AE Freescale Semiconductor, MM912H634CV1AE Datasheet - Page 328

no-image

MM912H634CV1AE

Manufacturer Part Number
MM912H634CV1AE
Description
64KS12 LIN2xLS/HS Isense
Manufacturer
Freescale Semiconductor
Series
-r
Datasheet

Specifications of MM912H634CV1AE

Applications
Automotive
Core Processor
HCS12
Program Memory Type
FLASH (64 kB)
Controller Series
HCS12
Ram Size
6K x 8
Interface
LIN
Number Of I /o
-
Voltage - Supply
5.5 V ~ 27 V
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
48-LQFP Exposed Pad
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
4.41.1.2
The main features of this block are
4.41.1.3
4.41.1.3.1
The D2DI stops working in STOP mode. The D2DCLK signal as well as the data signals used are driven low (only after the end
of the current high phase, as defined by D2DCLKDIV).
Waking from STOP mode, the D2DCLK line starts clocking again and the data lines will be driven low until the first transaction
starts.
STOP mode is entered by different CPU instructions. Every (enabled) interrupt can be used to leave the STOP mode.
Freescale Semiconductor
Software transparent, memory mapped access to peripherals on target die
— 256 Byte address window
— Supports blocking read or write as well as non-blocking write transactions
Scalable interface clock divide by 1, 2, 3, or 4 of bus clock
Clock halt on system STOP
Configurable for 4 or 8-bit wide transfers
Configurable timeout period
Non-maskable interrupt on transaction errors
Transaction Status and Error Flags
Interrupt enable for receiving interrupt (from D2D target)
Features
Modes of Operation
D2DI in STOP mode
Write Data Bus
Read Data Bus
D2DERR_INT
Address Bus
D2DINTI
xfr_wait
Figure 116. Die-to-Die Initiator (D2DI) Block Diagram
MM912_634 Advance Information, Rev. 4.0
D2DIF
Bus Clock
D2DCLKDIV
n=1 … 4
D2DIE
D2DCW
/n
D2DDAT[7:0]
D2DCLK
D2DINT
328

Related parts for MM912H634CV1AE