PCA9575PW2,118 NXP Semiconductors, PCA9575PW2,118 Datasheet - Page 20

• Manufacturer Part Number: PCA9575PW2,118
• Description: IC I2C/SMBUS 16BIT GPIO 28-TSSOP
• Manufacturer: NXP Semiconductors
• Series: -r

Specifications of PCA9575PW2,118

• Interface: I²C, SMBus
• Number Of I /o: 16
• Interrupt Output: Yes
• Frequency - Clock: 400kHz
• Voltage - Supply: 1.1 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 28-TSSOP
• Includes: POR
• Description/function: 16-bit I2C-bus and SMBus
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Supply Voltage (max): 3.6 V
• Supply Voltage (min): 1.1 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 935286414118

NXP Semiconductors
8. Characteristics of the I
PCA9575_3
Product data sheet
8.1.1 START and STOP conditions
8.1 Bit transfer
8.2 System configuration
The I
lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be
connected to a positive supply via a pull-up resistor when connected to the output stages
of a device. Data transfer may be initiated only when the bus is not busy.
One data bit is transferred during each clock pulse. The data on the SDA line must remain
stable during the HIGH period of the clock pulse as changes in the data line at this time
will be interpreted as control signals (see
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW
transition of the data line while the clock is HIGH is defined as the START condition (S). A
LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP
condition (P) (see
A device generating a message is a ‘transmitter’; a device receiving is the ‘receiver’. The
device that controls the message is the ‘master’ and the devices which are controlled by
the master are the ‘slaves’ (see
Fig 9.
Fig 10. Definition of START and STOP conditions
2
C-bus is for 2-way, 2-line communication between different ICs or modules. The two
SDA
SCL
Bit transfer
START condition
2
SDA
SCL
Figure
C-bus
Rev. 03 — 9 November 2009
S
16-bit I
10).
2
C-bus and SMBus, level translating, low voltage GPIO
Figure
data valid
data line
stable;
11).
Figure
allowed
change
of data
9).
STOP condition
mba607
PCA9575
P
© NXP B.V. 2009. All rights reserved.
mba608
20 of 38