M58WR032KU70ZA6U NUMONYX, M58WR032KU70ZA6U Datasheet - Page 53

no-image

M58WR032KU70ZA6U

Manufacturer Part Number
M58WR032KU70ZA6U
Description
NUMM58WR032KU70ZA6U NUM 32MB NOR FLASH P
Manufacturer
NUMONYX
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M58WR032KU70ZA6U
Manufacturer:
ST
0
Part Number:
M58WR032KU70ZA6U
Manufacturer:
ST
Quantity:
20 000
M58WRxxxKU, M58WRxxxKL
9.2.1
9.3
Synchronous Burst Read Suspend
A Synchronous Burst Read operation can be suspended, freeing the data bus for other
higher priority devices. It can be suspended during the initial access latency time (before
data is output) or after the device has output data. When the Synchronous Burst Read
operation is suspended, internal array sensing continues and any previously latched internal
data is retained. A burst sequence can be suspended and resumed as often as required as
long as the operating conditions of the device are met.
A Synchronous Burst Read operation is suspended when E is low and the current address
has been latched (on a Latch Enable rising edge or on a valid clock edge). The clock signal
is then halted at V
When G becomes low again and the clock signal restarts, the Synchronous Burst Read
operation is resumed exactly where it stopped.
WAIT being gated by E remains active and will not revert to high-impedance when G goes
high. So if two or more devices are connected to the system’s READY signal, to prevent bus
contention the WAIT signal of the Flash memory should not be directly connected to the
system’s READY signal.
See
Read Suspend ac waveforms
Single Synchronous Read mode
Single Synchronous Read operations are similar to Synchronous Burst Read operations
except that only the first data output after the X latency is valid.
Synchronous Single Reads are used to read the Electronic Signature, Status Register, CFI,
Block Protection Status, Configuration Register Status or Protection Register. When the
addressed bank is in Read CFI, Read Status Register or Read Electronic Signature mode,
the WAIT signal is deasserted when Output Enable, G, is at V
during which output data is valid. Otherwise, it is asserted.
See
Read ac
Table 25: Synchronous Read ac
Table 25: Synchronous Read ac characteristics
waveforms, for details.
IH
or at V
IL
, and G goes high.
for details.
characteristics, and
and
Figure 13: Single Synchronous
Figure 14: Synchronous Burst
IH
or for the one clock cycle
Read modes
53/123

Related parts for M58WR032KU70ZA6U