P80C592FFA NXP Semiconductors, P80C592FFA Datasheet - Page 98
P80C592FFA
Manufacturer Part Number
P80C592FFA
Description
Manufacturer
NXP Semiconductors
Datasheet
1.P80C592FFA.pdf
(108 pages)
Specifications of P80C592FFA
Cpu Family
80C
Device Core
80C51
Device Core Size
8b
Frequency (max)
16MHz
Interface Type
CAN/UART
Program Memory Type
ROMLess
Program Memory Size
Not Required
Total Internal Ram Size
512Byte
# I/os (max)
40
Number Of Timers - General Purpose
3
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
4.5V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
68
Package Type
PLCC
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
P80C592FFA
Manufacturer:
PANASONIC
Quantity:
1 200
Part Number:
P80C592FFA
Manufacturer:
PHI
Quantity:
20 000
Company:
Part Number:
P80C592FFA/00
Manufacturer:
SYSTECH
Quantity:
40
Part Number:
P80C592FFA/00
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
P80C592FFA/00,512
Manufacturer:
ON
Quantity:
300
Company:
Part Number:
P80C592FFA/00,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
P80C592FFA/00,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
P80C592FFA/00Ј¬512
Manufacturer:
NXP
Quantity:
702
Philips Semiconductors
22.2.5
MCS-51 MACRO ASSEMBLER P8xC592 CAN interrupt-handler
1996 Jun 27
LOC
00A0
00A1
00A2
00A5
00A7
00A9
00AB
00AD
00AE
00AF
00B0
8-bit microcontroller with on-chip CAN
OBJ
P8xC592 CAN I
LINE SOURCE
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
NTERRUPT
$TITLE (8xC592 CAN interrupt-handler)
$NOSYMBOLS NOPAGING
;********************************************************************************************************
;
;Very fast receive-routine for the 8xC592. It:
;(if these have the same leading 8 identifier-bits).
;
;To allow for faster receive-routine, it is assumed that all other routines
;accessing the CAN-controller, disable the interrupt of the CAN-controller
;(IEN0.5) during their execution.
;
;Version:
;Date:
;Author:
;at:
;********************************************************************************************************
;********************************************************************************************************
;initial stuff
;********************************************************************************************************
;equatas
is embedded in the interrupt-handler for the CAN-controller,
uses the DMA-logic and
handles up to eight different messages
H
ANDLER
1.0
12-April-90
Bernhard Reckels
Philips Components Application Lab., Hamburg (PCALH)
;addresses of Special Function Registers
CANADR
CANDAT
CANCON
CANSTA
S
OFTWARE EXAMPLE
98
EQU
EQU
EQU
EQU
(
INCLUDING FAST
0DBH
0DAH
0D9H
0D8H
DMA
TRANSFER
).
Product specification
P8xC592