MC68150FN40 IDT, Integrated Device Technology Inc, MC68150FN40 Datasheet - Page 7

• Manufacturer Part Number: MC68150FN40
• Manufacturer: IDT, Integrated Device Technology Inc

Specifications of MC68150FN40

• Operating Temperature (max): 85C
• Operating Temperature (min): -40C
• Package Type: PLCC
• Pin Count: 68
• Mounting: Surface Mount
• Lead Free Status / Rohs Status: Not Compliant

IDT™ 32-Bit to 32/16/8-Bit Dynamic READ/WRITE Bus Sizer
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
MC68150
32-Bit to 32/16/8-Bit Dynamic READ/WRITE Bus Sizer
2.2 Early Access Termination
on a rising edge of BCLK. The CS early negation is used when the access should be ignored, such as when a bus error occurs.
Any data transferred through the MC68150 is lost when an early access negation occurs. If the access must be completed at a
later time, the entire access must be repeated. To guarantee that TA is not asserted during early negation, CS must be negated
before DS6.
2.3 Early Release of the MPU Bus
performance at the expense of additional logic.
are held valid at least until DS4. After this hold time, the transfer control signals may change without affecting operation as long
as CS remains asserted. This allows the MC68150 to release the MPU bus before the access is complete on the peripheral side
of the MC68150. During a read access, early release is of limited use, because the MC68040 will not be able to use the bus until
the peripheral data has been read. On a write, early MPU bus release does allow the MC68040 to continue with the next operation
while the MC68150 completes the access.
MC68040 receives a TA, meaning the transfer is complete, then a subsequent bus error assertion to the MC68040 will not match
the offending address with the bus error address. This can be handled by software or hardware that reads a bit to see if the bus
error is coming from the MC68150.
chip select logic for the MC68150 must recognize when a second access occurs while completing an access on the peripheral
side. The CS must be negated for one rising edge of BCLK between accesses. The transfer acknowledge from the MC68150
signals the end of the access. If early bus release is used, then the transfer acknowledge generated by the MC68150 should not
be sent to the MC68040.
High Performance Frequency
Control Products — BR1334
An access through an MC68150 can be terminated before completion by negating CS early. The CS negation is recognized
For peripherals that can be read or written to twice, special care must be taken in aborting the 68150 access.
Though early MPU bus release is not economical for most applications, it may allow an incremental improvement in
The transfer control signals (A1, A0, SIZ1, SIZ0, R/W) are held valid at least until DS4. During a write access, the data signals
When using this early release feature, a bus error could be difficult to handle. If the peripheral asserts a bus error after the
Another consideration in using early bus release is the handling of back to back transfers and transfer acknowledges. The
Figure 5. 32-Bit ‘040 READ from 16-Bit Peripheral With Asynchronous Termination
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
7
MC68150
MOTOROLA
NETCOM
7
MC68150