SC16C850IBS,151 NXP Semiconductors, SC16C850IBS,151 Datasheet - Page 35
![IC UART SGL-CH 3.3V 32-HVQFN](/photos/6/51/65170/568-32-hvqfn_sml.jpg)
SC16C850IBS,151
Manufacturer Part Number
SC16C850IBS,151
Description
IC UART SGL-CH 3.3V 32-HVQFN
Manufacturer
NXP Semiconductors
Datasheet
1.SC16C850IBS151.pdf
(55 pages)
Specifications of SC16C850IBS,151
Package / Case
32-VFQFN Exposed Pad
Features
Programmable
Number Of Channels
1, UART
Fifo's
128 Byte
Protocol
RS485
Voltage - Supply
2.5 V ~ 3.3 V
With Auto Flow Control
Yes
With Irda Encoder/decoder
Yes
With False Start Bit Detection
Yes
With Modem Control
Yes
With Cmos
Yes
Mounting Type
Surface Mount
Data Rate
5 Mbps
Supply Voltage (max)
3.3 V
Supply Voltage (min)
2.5 V
Supply Current
2 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
568-4778
935283103151
935283103151
NXP Semiconductors
SC16C850
Product data sheet
7.20 RS-485 Turn-around time delay (RS485TIME)
7.21 Advanced Feature Control Register 2 (AFCR2)
The value in this register controls the turn-around time of the external line transceiver in
bit time. In automatic 9-bit mode RTS or DTR pin is used to control the direction of the line
driver, after the last bit of data has been shifted out of the transmit shift register the UART
will count down the value in this register. When the count value reaches zero, the UART
will assert RTS or DTR pin (logic 0) to turn the external RS-485 transceiver around for
receiving.
Table 30.
Table 31.
Bit
7:0
Bit
7:6
5
4
3
2
1
0
Symbol
RS485TIME[7:0]
Symbol
AFCR2[7:6]
AFCR2[5]
AFCR2[4]
AFCR2[3]
AFCR2[2]
AFCR2[1]
AFCR2[0]
RS-485 programmable turn-around time register bits description
Advanced Feature Control Register 2 register bits description
All information provided in this document is subject to legal disclaimers.
2.5 to 3.3 V UART with 128-byte FIFOs and IrDA encoder/decoder
Rev. 2 — 11 November 2010
Description
reserved
RTSInvert. Invert RTS or DTR signal in automatic 9-bit mode.
RTSCon. Enable the transmitter to control RTS or DTR pin in
automatic 9-bit mode.
RS485 RTS/DTR. Select RTS or DTR pin to control the external
transceiver.
TXDisable. Disable transmitter
RXDisable. Disable receiver
9-bitMode. Enable 9-bit mode or Multidrop (RS-485) mode
logic 0 = RTS or DTR is set to 0 by the UART during transmission,
and to 1 during reception
logic 1 = RTS or DTR is set to 1 by the UART during transmission,
and to 0 during reception
logic 0 = transmitter does not control RTS or DTR pin
logic 1 = transmitter controls RTS or DTR pin
logic 0 = RTS pin is used to control the external transceiver
logic 1 = DTR pin is used to control the external transceiver
logic 0 = transmitter is enabled
logic 1 = transmitter is disabled
logic 0 = receiver is enabled
logic 1 = receiver is disabled
logic 0 = normal RS-232 mode
logic 1 = enable 9-bit mode
Description
External RS-485 transceiver turn-around time delay. The value
represents the bit time at the programmed baud rate.
SC16C850
© NXP B.V. 2010. All rights reserved.
35 of 55