AT89C51CC01 Atmel Corporation, AT89C51CC01 Datasheet - Page 131
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
AT89C51CC01
Manufacturer Part Number
AT89C51CC01
Description
Manufacturer
Atmel Corporation
Datasheets
1.AT89C51CC01.pdf
(167 pages)
2.AT89C51CC01.pdf
(12 pages)
3.AT89C51CC01.pdf
(32 pages)
4.AT89C51CC01.pdf
(29 pages)
Specifications of AT89C51CC01
Flash (kbytes)
32 Kbytes
Max. Operating Frequency
40 MHz
Cpu
8051-12C
Max I/o Pins
34
Uart
1
Can
1
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
62.5
Sram (kbytes)
1.25
Eeprom (bytes)
2048
Self Program Memory
API
Operating Voltage (vcc)
3.0 to 5.5
Timers
4
Isp
UART/CAN
Watchdog
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT89C51CC01CA-IM
Manufacturer:
ATMEL
Quantity:
831
Company:
Part Number:
AT89C51CC01CA-RLTUM
Manufacturer:
ATMEL
Quantity:
4 000
Company:
Part Number:
AT89C51CC01CA-RLTUM
Manufacturer:
Atmel
Quantity:
3 136
Company:
Part Number:
AT89C51CC01CA-SLIM
Manufacturer:
ATMEL
Quantity:
11
Company:
Part Number:
AT89C51CC01CA-SLSUM
Manufacturer:
ATMEL
Quantity:
2 916
Part Number:
AT89C51CC01UA-RLTUM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT89C51CC01UA-UM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
ADC Converter
Operation
Voltage Conversion
Clock Selection
4129N–CAN–03/08
A start of single A/D conversion is triggered by setting bit ADSST (ADCON.3).
After completion of the A/D conversion, the ADSST bit is cleared by hardware.
The end-of-conversion flag ADEOC (ADCON.4) is set when the value of conversion is
available in ADDH and ADDL, it must be cleared by software. If the bit EADC (IEN1.1) is
set, an interrupt occur when flag ADEOC is set (see Figure 62). Clear this flag for re-
arming the interrupt.
The bits SCH0 to SCH2 in ADCON register are used for the analog input channel
selection.
Note:
Table 107. Selected Analog input
When the ADCIN is equals to VAREF the ADC converts the signal to 3FFh (full scale). If
the input voltage equals VAGND, the ADC converts it to 000h. Input voltage between
VAREF and VAGND are a straight-line linear conversion. All other voltages will result in
3FFh if greater than VAREF and 000h if less than VAGND.
Note:
The ADC clock is the same as CPU.
The maximum clock frequency is defined in the DC parmeters for A/D converter. A pres-
caler is featured (ADCCLK) to generate the ADC clock from the oscillator frequency.
if PRS > 0 then f
if PRS = 0 then f
1. Always leave Tsetup time before starting a conversion unless ADEN is permanently
ADCIN should not exceed VAREF absolute maximum range (see “Absolute Maximum
Ratings” on page 144)
SCH2
(1)
0
0
0
0
1
1
1
1
high. In this case one should wait Tsetup only before the first conversion.
ADC
ADC
= F
= F
periph
periph
/ 2 x PRS
/ 64
SCH1
0
0
1
1
0
0
1
1
SCH0
0
1
0
1
0
1
0
1
Selected Analog input
AN0
AN1
AN2
AN3
AN4
AN5
AN6
AN7
131