AT89C51CC01 Atmel Corporation, AT89C51CC01 Datasheet - Page 34

no-image

AT89C51CC01

Manufacturer Part Number
AT89C51CC01
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT89C51CC01

Flash (kbytes)
32 Kbytes
Max. Operating Frequency
40 MHz
Cpu
8051-12C
Max I/o Pins
34
Uart
1
Can
1
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
62.5
Sram (kbytes)
1.25
Eeprom (bytes)
2048
Self Program Memory
API
Operating Voltage (vcc)
3.0 to 5.5
Timers
4
Isp
UART/CAN
Watchdog
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT89C51CC01CA-IM
Manufacturer:
ATMEL
Quantity:
831
Part Number:
AT89C51CC01CA-RLTUM
Manufacturer:
ATMEL
Quantity:
4 000
Part Number:
AT89C51CC01CA-RLTUM
Manufacturer:
Atmel
Quantity:
3 136
Part Number:
AT89C51CC01CA-RLTUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC01CA-SLIM
Manufacturer:
ATMEL
Quantity:
11
Part Number:
AT89C51CC01CA-SLSUM
Manufacturer:
ATMEL
Quantity:
2 916
Part Number:
AT89C51CC01CA-SLSUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC01UA-RLRUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC01UA-RLTUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC01UA-RLTUM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT89C51CC01UA-SLSUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51CC01UA-UM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
17.22 External Code Memory Access
Memory Interface
External Bus Cycles
34
A/T89C51CC01
The external memory interface comprises the external bus (port 0 and port 2) as well as
the bus control signals (PSEN#, and ALE).
Figure 18 shows the structure of the external address bus. P0 carries address A7:0
while P2 carries address A15:8. Data D7:0 is multiplexed with A7:0 on P0. Table 18
describes the external memory interface signals.
Figure 18. External Code Memory Interface Structure
Table 23. External Code Memory Interface Signals
This section describes the bus cycles the T89C51CC01 executes to fetch code (see
Figure 19) in the external program/code memory.
External memory cycle takes 6 CPU clock periods. This is equivalent to 12 oscillator
clock period in standard mode or 6 oscillator clock periods in X2 mode. For further infor-
mation on X2 mode see section “Clock “.
For simplicity, the accompanying figure depicts the bus cycle waveforms in idealized
form and do not provide precise timing information.
For bus cycling parameters refer to the ‘AC-DC parameters’ section.
Signal
PSEN#
Name
AD7:0
A15:8
ALE
Type
I/O
O
O
O
Description
Address Lines
Upper address lines for the external bus.
Address/Data Lines
Multiplexed lower address lines and data for the external memory.
Address Latch Enable
ALE signals indicates that valid address information are available on lines
AD7:0.
Program Store Enable Output
This signal is active low during external code fetch or external code read
(MOVC instruction).
T89C51CC01
PSEN#
ALE
P2
P0
AD7:0
A15:8
Latch
A7:0
A15:8
A7:0
D7:0
OE
EPROM
Flash
4129N–CAN–03/08
Alternate
Function
P2.7:0
P0.7:0
-
-

Related parts for AT89C51CC01