ATxmega256A3U Atmel Corporation, ATxmega256A3U Datasheet - Page 371

no-image

ATxmega256A3U

Manufacturer Part Number
ATxmega256A3U
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATxmega256A3U

Flash (kbytes)
256 Kbytes
Pin Count
64
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
50
Ext Interrupts
50
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
10
Twi (i2c)
2
Uart
7
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
4
Resistive Touch Screen
No
Dac Channels
2
Dac Resolution (bits)
12
Temp. Sensor
Yes
Crypto Engine
AES/DES
Sram (kbytes)
16
Eeprom (bytes)
4096
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
7
Output Compare Channels
22
Input Capture Channels
22
Pwm Channels
22
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATxmega256A3U-AU
Manufacturer:
TI
Quantity:
12 000
Part Number:
ATxmega256A3U-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega256A3U-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATxmega256A3U-MH
Manufacturer:
PANASONIC
Quantity:
1 450
Company:
Part Number:
ATxmega256A3U-MH
Quantity:
5 000
28.16.7
28.16.8
28.16.9
8331A–AVR–07/11
TEMP – Temporary register
CALL – Calibration value registers
CALH – Calibration value registers
• Bit 3:0 – CH[3:0]IF: Interrupt flags
These flags are set when the ADC conversion is complete for the corresponding ADC channel. If
an ADC channel is configured for compare mode, the corresponding flag will be set if the com-
pare condition is met. CHnIF is automatically cleared when the ADC channel n interrupt vector is
executed. The flag can also be cleared by writing a one to its bit location.
• Bit 7:0 – TEMP[7:0]: Temporary Register
This register is used when reading 16-bit registers in the ADC controller. The high byte of the 16-
bit register is stored here when the low byte read by the CPU. This register can also be read and
written from the user software.
For more details on 16-bit register access refer to
The CALL and CALH register pair hold the 12-bit value. The ADC is calibrated during production
programming, the calibration value must be read from the signature row and written to the CAL
register from software.
• Bit 7:0 – CAL[7:0]: ADC Calibration value
This is the 8 LSB of the 12-bit CAL value.
• Bits 7:0 - CAL[11:8]: ADC Calibration value
This is the 4 MSB of the 12-bit CAL value.
Bit
+0x07
Read/Write
Initial Value
Bit
+0x0C
Read/Write
Initial Value
Bit
+0x0D
Read/Write
Initial Value
R/W
7
0
R/W
R/W
7
0
7
0
R/W
6
0
R/W
R/W
6
0
6
0
R/W
5
0
R/W
R/W
5
0
5
0
R/W
4
0
R/W
R/W
4
0
4
0
TEMP[7:0]
CAL[7:0]
”Accessing 16-bit Registers” on page
R/W
Atmel AVR XMEGA AU
R/W
R/W
3
0
3
0
3
0
R/W
R/W
R/W
2
0
2
0
2
0
CAL[11:8]
R/W
R/W
R/W
1
0
1
0
1
0
R/W
R/W
R/W
0
0
0
0
0
0
12.
TEMP
CAL
CAL
371

Related parts for ATxmega256A3U