AD9640 Analog Devices, AD9640 Datasheet - Page 39
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD9640
Manufacturer Part Number
AD9640
Description
14-Bit, 80/105/125/150 MSPS, 1.8 V Dual Analog-to-Digital Converter
Manufacturer
Analog Devices
Datasheet
1.AD9640.pdf
(52 pages)
Specifications of AD9640
Resolution (bits)
14bit
# Chan
2
Sample Rate
150MSPS
Interface
Par
Analog Input Type
Diff-Uni
Ain Range
1 V p-p,2 V p-p
Adc Architecture
Pipelined
Pkg Type
CSP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9640ABCPZ-105
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9640ABCPZ-125
Manufacturer:
ADI
Quantity:
158
Part Number:
AD9640ABCPZ-125
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9640ABCPZ-80
Manufacturer:
ADI
Quantity:
158
Part Number:
AD9640ABCPZ-80
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9640ABCPZRL7-80
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9640BCPZ-105
Manufacturer:
AD
Quantity:
853
Company:
Part Number:
AD9640BCPZ-125
Manufacturer:
ADI
Quantity:
161
Part Number:
AD9640BCPZ-125
Manufacturer:
ADI/亚德诺
Quantity:
20 000
CHANNEL/CHIP SYNCHRONIZATION
The AD9640 has a SYNC input that allows the user flexible
synchronization options for synchronizing the internal blocks.
The clock divider sync feature is useful to guarantee synchronized
sample clocks across multiple ADCs. The signal monitor block
can also be synchronized using the SYNC input allowing properties
of the input signal to be measured during a specific time period.
The input clock divider can be enabled to synchronize on a single
occurrence of the sync signal or on every occurrence. The signal
monitor block is synchronized on every SYNC input signal.
Rev. B | Page 39 of 52
The SYNC input is internally synchronized to the sample clock;
however, to ensure there is no timing uncertainty between multiple
parts, the SYNC input signal should be externally synchronized to
the input clock signal, meeting the setup and hold times shown
in Table 8. The SYNC input should be driven using a single-
ended CMOS-type signal.
AD9640