ADP8860 Analog Devices, ADP8860 Datasheet - Page 28
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
ADP8860
Manufacturer Part Number
ADP8860
Description
Charge Pump, 7-Channel Smart LED Driver with I2C Interface
Manufacturer
Analog Devices
Datasheet
1.ADP8860.pdf
(52 pages)
Specifications of ADP8860
Vin Range
2.4V to 5.5V
Vout (v)
4.3 to 5.5
Synchronous
No
Package
20-Lead WLCSP
Led Configuration
Parallel
Topology
Capacitive
I2c Support
Yes
Max Iout (ma)
60mA
Brightness Control
I2C
Peak Efficiency (%)
89%
Switching Frequency
1MHz
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADP8860ACBZ-R7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADP8860ACPZ
Manufacturer:
SPECTR
Quantity:
10 400
Part Number:
ADP8860BCBZ-R7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADP8860XCBZ-R7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADP8860
Manufacturer and Device ID (MFDVID)—Register 0x00
This is a read-only register.
Table 9. MFDVID Manufacturer and Device ID Bit Map
Bit 7
Mode Control Register (MDCR)—Register 0x01
Table 10. MDCR Mode Control Bit Map
Bit 7
Reserved
Table 11. Bit Descriptions for the MDCR Register
Bit Name
N/A
INT_CFG
nSTBY
DIM_EN
N/A
SIS_EN
CMP_AUTOEN
BL_EN
0
Bit No.
7
6
5
4
3
2
1
0
Bit 6
Bit 6
INT_CFG
0
Manufacture ID
Description
Reserved.
Interrupt configuration.
1 = processor interrupt deasserts for 50 μs and reasserts with pending events.
0 = processor interrupt remains asserted if the host tries to clear the interrupt while there is a pending event.
1 = device is in active mode.
0 = device is in standby mode, only the I
DIM_EN is set by the hardware after a DIM timeout. The user may also force the backlight into DIM mode by
asserting this bit. DIM mode can only be entered if BL_EN is also enabled.
1 = backlight is operating at the DIM current level (BL_EN must also be asserted).
0 = backlight is not in DIM mode.
Reserved.
Synchronous independent sinks enable.
1 = enables all LED current sinks designated as independent sinks. All of the ISC enable bits must be cleared; if
any of the SC_EN bits in Register 0x10 are set, this bit has no effect.
0 = disables all sinks designated as independent sinks. All of the ISC enable bits must be cleared; if any of the
SC_EN bits are set in Register 0x10, this bit has no effect.
1 = backlight automatically responds to the comparator outputs (L2_OUT and L3_OUT). L2_EN and/or L3_EN
must be set for this to function. BLV values in Register 0x04 are overridden.
0 = backlight does not autorespond to comparator level changes. The user can manually select backlight
operating levels using Bit BLV in Register 0x04.
1 = backlight is enabled (nSTBY must also be asserted).
0 = backlight is disabled.
Bit 5
Bit 5
nSTBY
0
Bit 4
DIM_EN
Bit 4
0
Rev. 0 | Page 28 of 52
2
Bit 3
Reserved
C interface is enabled.
Bit 3
0
Bit 2
SIS_EN
Bit 2
1
Device ID
Bit 1
CMP_AUTOEN
Bit 1
1
Bit 0
Bit 0
BL_EN
1