ADUC7028 Analog Devices, ADUC7028 Datasheet - Page 73

no-image

ADUC7028

Manufacturer Part Number
ADUC7028
Description
Manufacturer
Analog Devices
Datasheet

Specifications of ADUC7028

Mcu Core
ARM7 TDMI
Mcu Speed (mips)
40
Flash (kbytes)
62Bytes
Sram (bytes)
8192Bytes
Gpio Pins
40
Adc # Channels
8
Table 135. I2CxALT Registers
Name
I2C0ALT
I2C1ALT
I2CxALT are hardware general call ID registers used in slave mode.
Table 137. I2C0CFG MMR Bit Descriptions
Bit
31:5
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Description
Reserved. These bits should be written by the user as 0.
Enable stop interrupt. Set by the user to generate an interrupt upon receiving a stop condition and after receiving a valid start
condition and matching address. Cleared by the user to disable the generation of an interrupt upon receiving a stop condition.
Reserved.
Reserved.
Enable stretch SCL (holds SCL low). Set by the user to stretch the SCL line. Cleared by the user to disable stretching of the SCL line.
Reserved.
Slave Tx FIFO request interrupt enable. Set by the user to disable the slave Tx FIFO request interrupt. Cleared by the user to generate
an interrupt request just after the negative edge of the clock for the R/W bit. This allows the user to input data into the slave Tx FIFO if
it is empty. At 400 ksps and the core clock running at 41.78 MHz, the user has 45 clock cycles to take appropriate action, taking
interrupt latency into account.
General call status bit clear. Set by the user to clear the general call status bits. Cleared automatically by hardware after the general
call status bits are cleared.
Master serial clock enable bit. Set by user to enable generation of the serial clock in master mode. Cleared by user to disable serial
clock in master mode.
Loopback enable bit. Set by user to internally connect the transition to the reception to test user software. Cleared by user to operate
in normal mode.
Start backoff disable bit. Set by user in multimaster mode. If losing arbitration, the master immediately tries to retransmit. Cleared by
user to enable start backoff. After losing arbitration, the master waits before trying to retransmit.
Hardware general call enable. When this bit and Bit 3 are set and have received a general call (Address 0x00) and a data byte, the
device checks the contents of I2C0ALT against the receive register. If the contents match, the device has received a hardware general
call. This is used if a device needs urgent attention from a master device without knowing which master it needs to turn to. This is a
“to whom it may concern” call. The ADuC7019/20/21/22/24/25/26/27/28/29 watch for these addresses. The device that requires
attention embeds its own address into the message. All masters listen, and the one that can handle the device contacts its slave and
acts appropriately. The LSB of the I2C0ALT register should always be written to 1, as indicated in The I
2000, from NXP.
General call enable bit. This bit is set by the user to enable the slave device to acknowledge (ACK) an I
(write). The device then recognizes a data bit. If it receives a 0x06 (reset and write programmable part of slave address by hardware)
as the data byte, the I
used to reset an entire I
setting up the I
the general call interrupt status bit sets on any general call. The user must take corrective action by reprogramming the device address.
Reserved.
Master enable bit. Set by user to enable the master I
Slave enable bit. Set by user to enable the slave I
I2C0ID1, I2C0ID2, and I2C0ID3. At 400 kSPs, the core clock should run at 41.78 MHz because the interrupt latency could be up to 45
clock cycles alone. After the I
interrupt latency.
Address
0xFFFF0828
0xFFFF0928
2
C interface after a reset. If it receives a 0x04 (write programmable part of slave address by hardware) as the data byte,
2
C interface resets as as indicated in The I
2
C system. The general call interrupt status bit sets on any general call. The user must take corrective action by
Default Value
0x00
0x00
2
C read bit, the user has 0.5 of an I
2
Access
R/W
R/W
C channel. A slave transfer sequence is monitored for the device address in I2C0ID0,
2
C channel. Cleared by user to disable the master I
Rev. D | Page 73 of 96
2
2
C-Bus Specification, January 2000, from NXP. This command can be
C clock cycle to load the Tx FIFO. AT 400 kSPS, this is 1.26 μs, the
Table 136. I2CxCFG Registers
Name
I2C0CFG
I2C1CFG
I2CxCFG are configuration registers.
ADuC7019/20/21/22/24/25/26/27/28/29
Address
0xFFFF082C
0xFFFF092C
2
2
C-Bus Specification, January
Default Value
0x00
0x00
C general call, Address 0x00
2
C channel.
Access
R/W
R/W

Related parts for ADUC7028