ADUC7020 Analog Devices, ADUC7020 Datasheet - Page 12

• Manufacturer Part Number: ADUC7020
• Manufacturer: Analog Devices

Specifications of ADUC7020

• Mcu Core: ARM7 TDMI
• Mcu Speed (mips): 40
• Sram (bytes): 8192Bytes
• Gpio Pins: 14
• Adc # Channels: 5

ADuC7019/20/21/22/24/25/26/27/28/29
Table 6. SPI Master Mode Timing (Phase Mode = 1)
Parameter
t
t
t
t
t
t
t
t
t
1
2
SL
SH
DAV
DSU
DHD
DF
DR
SR
SF
t
t
HCLK
UCLK
depends on the clock divider or CD bits in the PLLCON MMR. t
= 23.9 ns. It corresponds to the 41.78 MHz internal clock from the PLL before the clock divider; see Figure 57.
(POLARITY = 0)
(POLARITY = 1)
Description
SCLOCK low pulse width
SCLOCK high pulse width
Data output valid after SCLOCK edge
Data input setup time before SCLOCK edge
Data input hold time after SCLOCK edge
Data output fall time
Data output rise time
SCLOCK rise time
SCLOCK fall time
SCLOCK
SCLOCK
MOSI
MISO
1
t
1
DAV
t
SH
Figure 6. SPI Master Mode Timing (Phase Mode = 1)
t
DSU
MSB IN
HCLK
t
DHD
2
MSB
= t
t
SL
Rev. D | Page 12 of 96
2
UCLK
/2
t
DF
CD
; see Figure 57.
t
DR
BITS 6 TO 1
BITS 6 TO 1
Min
1 × t
2 × t
UCLK
UCLK
t
SR
Typ
(SPIDIV + 1) × t
(SPIDIV + 1) × t
5
5
5
5
LSB IN
t
SF
LSB
HCLK
HCLK
25
12.5
12.5
Max
12.5
12.5
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns