ADUC7020 Analog Devices, ADUC7020 Datasheet - Page 78
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
ADUC7020
Manufacturer Part Number
ADUC7020
Description
Manufacturer
Analog Devices
Datasheet
1.ADUC7029.pdf
(96 pages)
Specifications of ADUC7020
Mcu Core
ARM7 TDMI
Mcu Speed (mips)
40
Sram (bytes)
8192Bytes
Gpio Pins
14
Adc # Channels
5
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADUC7020BCPZ62
Manufacturer:
ADI
Quantity:
717
Part Number:
ADUC7020BCPZ62
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADUC7020BCPZ62I
Manufacturer:
ADI
Quantity:
15
Company:
Part Number:
ADUC7020BCPZ62I
Manufacturer:
ADI
Quantity:
1 500
Company:
Part Number:
ADUC7020BCPZ62I
Manufacturer:
ADI
Quantity:
298
Part Number:
ADUC7020BCPZ62I
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADUC7020BCPZ62I-RL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADuC7019/20/21/22/24/25/26/27/28/29
PROCESSOR REFERENCE PERIPHERALS
INTERRUPT SYSTEM
There are 23 interrupt sources on the ADuC7019/20/21/22/
24/25/26/27/28/29 that are controlled by the interrupt
controller. Most interrupts are generated from the on-chip
peripherals, such as ADC and UART. Four additional interrupt
sources are generated from external interrupt request pins,
IRQ0, IRQ1, IRQ2, and IRQ3. The ARM7TDMI CPU core only
recognizes interrupts as one of two types: a normal interrupt
request IRQ or a fast interrupt request FIQ. All the interrupts
can be masked separately.
The control and configuration of the interrupt system are
managed through nine interrupt-related registers, four
dedicated to IRQ, and four dedicated to FIQ. An additional
MMR is used to select the programmed interrupt source. The
bits in each IRQ and FIQ register (except for Bit 23) represent
the same interrupt source as described in Table 158.
Table 158. IRQ/FIQ MMRs Bit Description
Bit
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
Description
All interrupts OR’ed (FIQ only)
SWI
Timer0
Timer1
Wake-up timer (Timer2)
Watchdog timer (Timer3)
Flash control
ADC channel
PLL lock
I2C0 slave
I2C0 master
I2C1 master
SPI slave
SPI master
UART
External IRQ0
Comparator
PSM
External IRQ1
PLA IRQ0
PLA IRQ1
External IRQ2
External IRQ3
PWM trip (IRQ only)/PWM sync (FIQ only)
Rev. D | Page 78 of 96
IRQ
The interrupt request (IRQ) is the exception signal to enter the
IRQ mode of the processor. It is used to service general-purpose
interrupt handling of internal and external events.
The four 32-bit registers dedicated to IRQ are IRQSTA,
IRQSIG, IRQEN, and IRQCLR.
Table 159. IRQSTA Register
Name
IRQSTA
IRQSTA (read-only register) provides the current-enabled IRQ
source status. When set to 1, that source should generate an
active IRQ request to the ARM7TDMI core. There is no priority
encoder or interrupt vector generation. This function is
implemented in software in a common interrupt handler
routine. All 32 bits are logically OR’ e d to create the IRQ signal
to the ARM7TDMI core.
Table 160. IRQSIG Register
Name
IRQSIG
1
IRQSIG reflects the status of the different IRQ sources. If a periph-
eral generates an IRQ signal, the corresponding bit in the IRQSIG
is set; otherwise, it is cleared. The IRQSIG bits are cleared when
the interrupt in the particular peripheral is cleared. All IRQ
sources can be masked in the IRQEN MMR. IRQSIG is read only.
Table 161. IRQEN Register
Name
IRQEN
IRQEN provides the value of the current enable mask. When
each bit is set to 1, the source request is enabled to create an
IRQ exception. When each bit is set to 0, the source request is
disabled or masked, which does not create an IRQ exception.
Note that to clear an already enabled interrupt source, the user
must set the appropriate bit in the IRQCLR register. Clearing an
interrupt’s IRQEN bit does not disable the interrupt.
Table 162. IRQCLR Register
Name
IRQCLR
IRQCLR (write-only register) clears the IRQEN register in
order to mask an interrupt source. Each bit set to 1 clears the
corresponding bit in the IRQEN register without affecting the
remaining bits. The pair of registers, IRQEN and IRQCLR,
independently manipulates the enable mask without requiring
an atomic read-modify-write.
X indicates an undefined value.
Address
0xFFFF0000
Address
0xFFFF0004
Address
0xFFFF0008
Address
0xFFFF000C
Default Value
0x00000000
Default Value
0x00XXX000
Default Value
0x00000000
Default Value
0x00000000
1
Access
R
Access
R
Access
R/W
Access
W