LPC1343FHN33 NXP Semiconductors, LPC1343FHN33 Datasheet - Page 72

The LPC1343FHN33 is a ARM Cortex-M3 based microcontroller for embedded applications featuring a high level of integration and low power consumption

LPC1343FHN33

Manufacturer Part Number
LPC1343FHN33
Description
The LPC1343FHN33 is a ARM Cortex-M3 based microcontroller for embedded applications featuring a high level of integration and low power consumption
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC1343FHN33
Quantity:
9 999
Part Number:
LPC1343FHN33
Manufacturer:
SG
Quantity:
200
Part Number:
LPC1343FHN33
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC1343FHN33,551
Manufacturer:
NXP
Quantity:
780
NXP Semiconductors
18. Contents
1
2
3
4
4.1
5
6
6.1
6.2
7
7.1
7.2
7.3
7.4
7.5
7.6
7.6.1
7.6.2
7.7
7.8
7.8.1
7.9
7.9.1
7.9.1.1
7.10
7.10.1
7.11
7.11.1
7.12
7.12.1
7.13
7.13.1
7.14
7.14.1
7.15
7.16
7.16.1
7.17
7.17.1
7.18
7.18.1
7.18.1.1
7.18.1.2
7.18.1.3
7.18.2
LPC1311_13_42_43
Product data sheet
General description . . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Ordering information . . . . . . . . . . . . . . . . . . . . . 3
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Pinning information . . . . . . . . . . . . . . . . . . . . . . 6
Functional description . . . . . . . . . . . . . . . . . . 17
On-chip flash program memory . . . . . . . . . . . 17
Nested Vectored Interrupt Controller
Fast general purpose parallel I/O . . . . . . . . . . 19
USB interface (LPC1342/43 only) . . . . . . . . . 20
Full-speed USB device controller . . . . . . . . . . 20
SSP serial I/O controller . . . . . . . . . . . . . . . . . 21
I
General purpose external event
Windowed WatchDog Timer (WWDT) . . . . . . 24
Ordering options . . . . . . . . . . . . . . . . . . . . . . . . 3
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Pin description . . . . . . . . . . . . . . . . . . . . . . . . 10
Architectural overview . . . . . . . . . . . . . . . . . . 17
ARM Cortex-M3 processor . . . . . . . . . . . . . . . 17
On-chip SRAM . . . . . . . . . . . . . . . . . . . . . . . . 17
Memory map. . . . . . . . . . . . . . . . . . . . . . . . . . 17
(NVIC). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Interrupt sources. . . . . . . . . . . . . . . . . . . . . . . 19
IOCONFIG block . . . . . . . . . . . . . . . . . . . . . . 19
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
10-bit ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
counter/timers . . . . . . . . . . . . . . . . . . . . . . . . . 23
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
System tick timer . . . . . . . . . . . . . . . . . . . . . . 23
Watchdog timer. . . . . . . . . . . . . . . . . . . . . . . . 23
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Clocking and power control . . . . . . . . . . . . . . 24
Integrated oscillators . . . . . . . . . . . . . . . . . . . 24
Internal RC oscillator . . . . . . . . . . . . . . . . . . . 25
System oscillator . . . . . . . . . . . . . . . . . . . . . . 26
Watchdog oscillator . . . . . . . . . . . . . . . . . . . . 26
System PLL and USB PLL . . . . . . . . . . . . . . . 26
2
C-bus serial I/O controller . . . . . . . . . . . . . . 21
All information provided in this document is subject to legal disclaimers.
Rev. 4 — 20 June 2011
7.18.3
7.18.4
7.18.5
7.18.5.1
7.18.5.2
7.18.5.3
7.18.5.4
7.19
7.19.1
7.19.2
7.19.3
7.19.4
7.19.5
7.19.6
7.19.7
7.19.8
7.19.9
7.20
8
9
9.1
9.2
9.3
9.4
9.5
9.6
10
10.1
10.2
10.3
10.4
10.5
10.6
10.7
10.8
11
11.1
11.2
11.3
Limiting values . . . . . . . . . . . . . . . . . . . . . . . . 31
Static characteristics . . . . . . . . . . . . . . . . . . . 32
Dynamic characteristics. . . . . . . . . . . . . . . . . 49
Application information . . . . . . . . . . . . . . . . . 58
Clock output . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Wake-up process . . . . . . . . . . . . . . . . . . . . . . 26
Power control . . . . . . . . . . . . . . . . . . . . . . . . . 27
Power profiles (LPC1300L series,
LPC1311/01 and LPC1313/01 only) . . . . . . . 27
Sleep mode . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Deep-sleep mode. . . . . . . . . . . . . . . . . . . . . . 27
Deep power-down mode . . . . . . . . . . . . . . . . 28
System control . . . . . . . . . . . . . . . . . . . . . . . . 28
Start logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Brownout detection . . . . . . . . . . . . . . . . . . . . 28
Code security
(Code Read Protection - CRP) . . . . . . . . . . . 28
Boot loader. . . . . . . . . . . . . . . . . . . . . . . . . . . 29
APB interface . . . . . . . . . . . . . . . . . . . . . . . . . 29
AHB-Lite . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
External interrupt inputs . . . . . . . . . . . . . . . . . 29
Memory mapping control . . . . . . . . . . . . . . . . 29
Emulation and debugging . . . . . . . . . . . . . . . 30
BOD static characteristics for
LPC1300 series . . . . . . . . . . . . . . . . . . . . . . . 37
BOD static characteristics for
LPC1300L series (LPC1311/01 and
LPC1313/01) . . . . . . . . . . . . . . . . . . . . . . . . . 38
Power consumption for LPC1300 series . . . . 38
Power consumption for LPC1300L series
(LPC1311/01 and LPC1313/01) . . . . . . . . . . . 41
Peripheral power consumption . . . . . . . . . . . 44
Electrical pin characteristics. . . . . . . . . . . . . . 45
Power-up ramp conditions . . . . . . . . . . . . . . . 49
Flash memory . . . . . . . . . . . . . . . . . . . . . . . . 49
External clock. . . . . . . . . . . . . . . . . . . . . . . . . 50
Internal oscillators . . . . . . . . . . . . . . . . . . . . . 51
I/O pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
I
SSP0/1 interface . . . . . . . . . . . . . . . . . . . . . . 54
USB interface (LPC1342/43 only) . . . . . . . . . 57
Suggested USB interface solutions
(LPC1342/43 only) . . . . . . . . . . . . . . . . . . . . . 58
XTAL input . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
XTAL Printed-Circuit Board (PCB) layout
guidelines. . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
2
C-bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
32-bit ARM Cortex-M3 microcontroller
LPC1311/13/42/43
© NXP B.V. 2011. All rights reserved.
continued >>
72 of 73

Related parts for LPC1343FHN33