FAN7389 Fairchild Semiconductor, FAN7389 Datasheet
FAN7389
Available stocks
Related parts for FAN7389
FAN7389 Summary of contents
Page 1
... These devices passed wave soldering test by JESD22A-111. © 2010 Fairchild Semiconductor Corporation FAN7389 • Rev. 1.0.1 Description The FAN7389 is a monolithic three-phase half-bridge gate-drive IC designed for high-voltage, high-speed driving MOSFETs and IGBTs operating up to +600V. Fairchild’s high-voltage process and common-mode Swing to -9.8V for ...
Page 2
... Typical Application Diagram Internal Block Diagram © 2010 Fairchild Semiconductor Corporation FAN7389 • Rev. 1.0.1 Figure 1. 3-Phase BLDC Motor Drive Application Figure 2. Functional Block Diagram 2 www.fairchildsemi.com ...
Page 3
... High-side driver 2 gate driver output 24 V High-side driver 2 floating supply High-side driver 1 floating supply offset voltage S1 27 HO1 High-side driver 1 gate driver output 28 V High-side driver 1 floating supply B1 © 2010 Fairchild Semiconductor Corporation FAN7389 • Rev. 1.0.1 Figure 3. Pin Configuration Description 3 www.fairchildsemi.com ...
Page 4
... Low-Side Output Voltage LO1,2,3 V Fault Output Voltage ( FO V Current-Sense Pin Input Voltage CS V Logic Input Voltage (HIN1,2,3 and LIN1,2, Ambient Temperature A © 2010 Fairchild Semiconductor Corporation FAN7389 • Rev. 1.0.1 =25°C, unless otherwise specified. A Parameter HO1,2,3 LO1,2 (2,3,4) Parameter ) FO 4 Min. Max. ...
Page 5
... Enable Negative-Going Threshold Voltage EN- I Logic Enable “1” Input Bias Current EN+ I Logic Enable “0” Input Bias Current EN- © 2010 Fairchild Semiconductor Corporation FAN7389 • Rev. 1.0.1 = 25°C unless otherwise specified. The V A and I parameters are referenced S1,2,3 Conditions ...
Page 6
... The minimum width of the input pulse should exceed 500ns to ensure the filtering time of the input filter is exceeded defined as PW -PW IN © 2010 Fairchild Semiconductor Corporation FAN7389 • Rev. 1.0.1 = 25°C unless otherwise specified. The V A and I parameters are referenced ...
Page 7
... Figure 6. Turn-On Rise Time vs. Temperature 600 550 500 450 400 -40 - Temperature [°C] Figure 8. Enable LOW to Output Shutdown Delay vs. Temperature © 2010 Fairchild Semiconductor Corporation FAN7389 • Rev. 1.0.1 650 600 550 500 450 400 High-Side Low-Side 350 60 80 100 120 -40 Figure 5 ...
Page 8
... Figure 12. Delay Matching vs. Temperature 400 350 300 250 200 150 100 50 -40 - Temperature [°C] Figure 14. Quiescent V vs. Temperature © 2010 Fairchild Semiconductor Corporation FAN7389 • Rev. 1.0.1 (Continued -25 DT1 DT2 - 100 120 Figure 11.Dead-Time Matching vs. Temperature - -10 -11 ...
Page 9
... Temperature [°C] Figure 18. V UVLO+ vs. Temperature DD 9.5 9.0 8.5 8.0 7.5 -40 - Temperature [°C] Figure 20. V UVLO+ vs. Temperature BS © 2010 Fairchild Semiconductor Corporation FAN7389 • Rev. 1.0.1 (Continued) 700 600 500 400 300 200 100 60 80 100 120 Supply Current Figure 17.Operating V DD 9.5 9.0 8.5 8.0 7.5 7.0 6.5 ...
Page 10
... Temperature [°C] Figure 24. Logic HIGH Input Voltage vs. Temperature 160 140 120 100 80 60 -40 - Temperature [°C] Figure 26. Logic Input HIGH Bias Current vs. Temperature © 2010 Fairchild Semiconductor Corporation FAN7389 • Rev. 1.0.1 (Continued) 100 High-Side Low-Side 100 120 -40 3.0 2.5 2 ...
Page 11
... Figure 30. Quiescent V vs. Supply Voltage 700 600 500 400 300 200 100 Supply Voltage [V] Figure 32. Operating V vs. Supply Voltage © 2010 Fairchild Semiconductor Corporation FAN7389 • Rev. 1.0.1 (Continued) 200 180 160 140 120 100 Figure 29.Enable Pin Pull-Down Resistance 100 ...
Page 12
... Switching Time Definitions Figure 36. Detailed View of B and C Intervals During Over-Current Protection © 2010 Fairchild Semiconductor Corporation FAN7389 • Rev. 1.0.1 Figure 34. Switching Time Waveform Definitions Figure 35. Input / Output Timing Diagram 12 www.fairchildsemi.com ...
Page 13
... The UVLO circuit is not otherwise 1 2 activated; shown Figure 38. Figure 38. Waveforms for Under-Voltage Lockout © 2010 Fairchild Semiconductor Corporation FAN7389 • Rev. 1.0.1 2.2 Shoot-Through Protection The shoot-through protection circuitry prevents both high- and low-side switches from conducting at the same time, as shown Figure 39. 50% ...
Page 14
... Fault-Out ( ) and Over-Current Protection FO FAN7389 provides an integrated fault output ( an adjustable fault-clear timer (t situations that cause the gate driver to report a fault via the FO pin. The first is an under-voltage condition of low-side gate driver supply voltage (V second is when the current-sense pin (CS) recognizes a fault. Once the fault condition occurs, the ...
Page 15
... Once the input signal pulse duration exceeds input filter time output pulse durations matches the input pulse OUT durations FAN7389 input filter time about 250ns for the high- and low-side outputs. Figure 45. Input Filter Characteristic of Narrow the FLT,IN is FLT,IN, www ...
Page 16
... Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/. © 2010 Fairchild Semiconductor Corporation FAN7389 • Rev. 1.0.1 16 www.fairchildsemi.com ...
Page 17
... Datasheet Identification Product Status Advance Information Formative / In Design Preliminary First Production No Identification Needed Full Production Obsolete Not In Production © 2010 Fairchild Semiconductor Corporation FAN7389 • Rev. 1.0.1 PowerTrench ® PowerXS™ SM Programmable Active Droop ® QFET QS Quiet Series RapidConfigure ...