CM68HC05C4ACFB Motorola / Freescale Semiconductor, CM68HC05C4ACFB Datasheet - Page 69

• Manufacturer Part Number: CM68HC05C4ACFB
• Description: Microcontroller
• Manufacturer: Motorola / Freescale Semiconductor

9.5.2.1 Character Length
9.5.2.2 Character Reception
9.5.2.3 Receiver Wakeup
MC68HC05C4A
MOTOROLA
—
Rev. 4.0
The receiver can accommodate either 8-bit or 9-bit data. The state of the
M bit in SCI control register 1 (SCCR1) determines character length.
When receiving 9-bit data, bit R8 in SCCR1 is the ninth bit
(bit 8).
During reception, the receive shift register shifts characters in from the
PD0/RDI pin. The SCI data register (SCDR) is the read-only buffer
between the internal data bus and the receive shift register.
After a complete character shifts into the receive shift register, the data
portion of the character is transferred to the SCDR, setting the receive
data register full (RDRF) flag. The RDRF flag can be used to generate
an interrupt.
So that the MCU can ignore transmissions intended only for other
receivers in multiple-receiver systems, the receiver can be put into a
standby state. Setting the receiver wakeup enable (RWU) bit in SCI
control register 2 (SCCR2) puts the receiver into a standby state during
which receiver interrupts are disabled.
Either of two conditions on the PD0/RDI pin can bring the receiver out of
the standby state:
The state of the WAKE bit in SCCR1 determines which of the two
conditions wakes up the MCU.
1. Idle input line condition — If the PD0/RDI pin is at logic 1 long
2. Address mark — If a logic 1 occurs in the most significant bit
enough for 10 or 11 logic 1s to shift into the receive shift register,
receiver interrupts are again enabled.
position of a received character, receiver interrupts are again
enabled.
Serial Communications Interface (SCI)
Serial Communications Interface (SCI)
General Release Specification
SCI Operation
69